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Kurzfassung
Die Messung des Mischungswinkels θ13 ist das Ziel mehrerer aktuell laufender oder geplanter
Experimente. Diese Experimente sind entweder Beschleuniger-basierte (Super)Beam Exper-
imente (z.B. MINOS, T2K, Nova) oder Reaktor Antineutrino Disappearance Experimente
(z.B. Daya Bay, RENO oder Double Chooz). Um θ13 mit Double Chooz zu messen oder
eine verbesserte Obergrenze zu erhalten, darf der totale systematische Fehler nicht gro¨ßer als
etwa ein Prozent sein. Die Begrenzung des totalen systematischen Fehlers wird durch eine
Reihe von Maßnahmen und Techniken erreicht. Z.B. besteht das Experiment aus zwei iden-
tischen Detektoren mit unterschiedlichen Baselines, d.h. Abstanden zur Antineutrinoquelle,
was eine relative Antineutrinoflußmessung erlaubt, bei der praktisch nur noch relative Nor-
malisierungsfehler zuru¨ckbleiben. Die Begrenzung der systematischen Fehler impliziert auch
hohe Anforderungen an die Qualita¨t aller im Detektor verwendeten Komponenten und Materi-
alien, z.B. an die Stabilita¨t und Radiopurita¨t des Szintillators, der Photomultiplierro¨hren, der
Beha¨lter, die die unterschiedlichen Detektorflu¨ssigkeiten enthalten, und an die Abschirmung
gegen Radioaktivita¨t im umgebenden Gestein.
Die Ausleseelektronik, der Trigger und das Datennahmesystem muß als integriertes und hoch
effizientes Ganzes u¨ber mehrere Jahre zuverla¨ssig funktionieren. Der Trigger wird vom Level-
1 Trigger und Timing System bereitgestellt. Dieser ist Thema dieser Doktorarbeit. Es muß
einen hocheffizienten Trigger (auf dem 0.1%-Level) fu¨r Neutrino-induzierte Ereignisse liefern
als auch fu¨r mehrere verschiedene Untergrundereigniskategorien. Die Entscheidung des Trig-
gers ist Hardware-basiert und fußt auf Energiedepositionen im Myonveto und in der Zielre-
gion. Das Level-1 Trigger und Timing System liefert ferner das System-Clock-Signal und eine
Absolutzeitmarkierung fu¨r jedes Event.
Das Level-1 Trigger und Timing System besteht aus zwei Arten von VME-Modulen, mehreren
Trigger Boards und einem Trigger Master Board, welche speziell fu¨r diesen Zweck in der
Elektronikwerkstatt des Instituts designt und entwickelt wurden, beginnend in 2005. In dieser
Doktorarbeit werden alle Komponenten des Level-1 Trigger und Timing Systems eingefu¨hrt
und beschrieben, außerdem deren Schnittstellen mit anderen Hard- und Softwarekomponenten
der Double Chooz Elektronik und des Datennahmesystems. Testprozeduren und -software
wurden entwickelt, mit denen die ersten Prototypen des Trigger Board und Trigger Master
Board getestet und qualifiziert wurden. Im Fall des Trigger Board fu¨hrten diese Tests zur
Produktion eines zweiten Prototypes mit verbessertem Design. Insbesondere der Analogteil
des Trigger Board, welcher der sensitivste und kritischste Abschnitt des Moduls ist, wurde
genau unter die Lupe genommen und es konnte gezeigt werden, daß er die Anforderungen des
Experiments erfu¨llt.
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Abstract
The measurement of the mixing angle θ13 is the goal of several running and planned experi-
ments. The experiments are either accelerator based (super)beam experiments (e.g. MINOS,
T2K, Nova) or reactor anti-neutrino disappearance experiments (e.g. Daya Bay, RENO or
Double Chooz). In order to measure or constrain θ13 with the Double Chooz experiment the
overall systematic errors have to be controlled at the one-percent or sub-percent level. The
limitation of the systematic errors is achieved through various means and techniques. E.g.
the experiment consists of two identical detectors at different baselines, which allow to make
a differential anti-neutrino flux measurement, where basically only relative normalisation er-
rors remain. The requirements on the systematic errors put also strong constraints on the
quality of all components and materials used for both detectors, most prominently on the
stability and radiopurity of the scintillator, the photomultiplier tubes, the vessels containing
the detector liquids and the shielding against ambient radioactivity.
The readout electronics, trigger and data acquisition system have to operate reliably as an
integrated and highly efficient whole over several years. The trigger is provided by the Level-1
Trigger and Timing System, which is the subject of this thesis. It has to provide a highly
efficient trigger (at the 0.1% level) for neutrino-induced events as well as for several types of
background events. Its decision is realized in hardware and based on energy depositions in
the muon veto and the target region. The Level-1 Trigger and Timing System furthermore
provides a common System Clock and an absolute timestamp for each event.
The Level-1 Trigger and Timing System consists of two types of VME modules, several Trigger
Boards and a Trigger Master Board, which have been custom-designed and developed in the
electronics workshop of our institute for this experiment and purpose, starting in 2005. In
this thesis all components of the Level-1 Trigger and Timing System are introduced and
described as well as their interfaces to other hard- and software components of the Double
Chooz electronics and data acquisition system. Test procedures and software have been
developed, which have been used to qualify the first prototypes of the Trigger Board and
Trigger Master Board. In case of the Trigger Board this eventually led to the production of
a second prototype with improved design. Especially the Analog Part of the Trigger Board,
which is the most sensitive and critical section of the module, has been scrutinized and it
could be demonstrated, that it meets the requirements of the Double Chooz Experiment.
v
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Chapter 1
Introduction
Thanks to the synergy amongst numerous experiments within the last decade, there is now
compelling evidence that solar and atmospheric neutrinos, as well as man-made neutrinos from
nuclear reactors or accelerators, change from one flavor to the other. For a list of experiments
see for example [1]. All the experimental data can be convincingly explained within a common
framework called neutrino oscillations [2]. Oscillations of νe into νµ + µτ have been observed
in solar neutrino experiments (most prominently Super-Kamiokande and SNO) and in the
long baseline reactor neutrino experiment KamLAND1. Oscillations of νµ into ντ have been
observed in atmospheric neutrino experiments (Super-Kamiokande) and with the MINOS
beam experiment. Oscillations between νµ and νe have yet to be observed at the atmospheric
oscillation length. This oscillation channel is driven by θ13, for which there is an upper limit
from the (first) Chooz experiment. The measurement of this mixing angle is the goal of several
running and planned experiments. The experiments are either accelerator based (super)beam
experiments (e.g. MINOS, T2K, Nova) or reactor anti-neutrino disappearance experiments
(e.g. Daya Bay, RENO or Double Chooz).
Neutrino physics enters a phase of precision measurements, but it is also at a cross road, since
for example the feasibility of measurements of CP-violation in the leptonic sector depends on
a finite value of θ13. Thus the outcome of the hunt for a finite θ13 will critically affect the
direction, that the future global neutrino physics program takes.
In order to measure or constrain the mixing angle θ13 with the Double Chooz experiment
the overall systematic errors have to be controlled at the one-percent or sub-percent level. In
order to achieve this, the experiment consists of two identical detectors at different baselines:
The so called Far Detector is located about 1 km from the anti-neutrino-source roughly at the
first oscillation maximum for electron anti-neutrinos of an average energy of 4 MeV, whereas
the Near Detector is about 400 m from the source, thereby measuring an un-oscillated signal.
The measurement of the neutrino-flux with detectors that are made as identical as possible
reduce the systematic errors significantly compared to an experiment with only one detector,
since only relative normalization errors remain.
The two detectors have the typical design of a liquid scintillator calorimeter. It has a cylin-
drical ν-Target of 10 m3, which is filled Gd-doped organic liquid scintillator and which is
observed by 400 photomultiplier tubes (PMTs). A ν interacts with the hydrogen of the scintil-
lator liquid by undergoing inverse beta decay. The Target is surrounded by a non-scintillating
(passive) buffer volume and an instrumented (active) muon veto, whose main purpose is to
1further citations of experiments and their results are given in section 3.1 on page 11
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protect the target region from backgrounds originating from atmospheric muons. To further
reduce the background rate, each detector has several tens of meters of rock as overburden.
The signals arriving from the PMTs are recorded by fast Waveform Digitizers (WFD), which
digitize the analog signal at a frequency of 500 MHz and a resolution of 8 bit. The trigger
for the WFDs is provided by the Level-1 Trigger and Timing System, which is the subject of
this thesis. It has to provide a highly efficient trigger (at the 0.1% level) for neutrino-induced
events as well as for several types of background events. Its decision is realized in hardware
and based on energy depositions in the muon veto and the target region.
All events that are triggered by the level-1 hardware trigger are stored to disk, only the
amount of stored data varies (second trigger level). The Level-1 Trigger does a preliminary
event classification and propagates this information to the Level-2 Trigger algorithm along
with every trigger. The algorithm decides then how much data to store on disk, based on
this preliminary event classification and the timing at which the event arrived. The Level-1
Trigger and Timing System furthermore provides the System Clock to all subdetectors and
an absolute timestamp for each event.
This document is structured as follows: After this introduction a description of neutrino
oscillation physics, with a special focus on the parameter θ13 is given in chapter 2. The
theory-chapter is followed by a description of the experiment, the detector and a discussion
of the backgrounds and signals (chapter 3). Going from general to specific, the electronics
and DAQ is explained next (chapter 4). An overview of the Level-1 Trigger and Timing
System is given in chapter 5, followed by a discussion of Trigger Conditions (chapter 6) and
the hardware, that has been developed at RWTH Aachen, namely the Trigger Board and the
Trigger Master Board (chapters 7 and 8).
The hardware and in particular the Analog Part of the Trigger System have been qualified
and tested in detail. In chapter 9 these tests are explained and the test results are discussed.
A summary concludes this document (chapter 10).
2
Chapter 2
Neutrino Oscillation Physics
The standard picture of neutrinos consist of three different types: νe, νµ and ντ , each of
which is a partner to a charged lepton: e (electron), µ (muon), and τ (tau lepton). There
is now compelling evidence that neutrinos change their flavor, which implies that neutrinos
have masses and that leptons mix.
2.1 Two Flavor Oscillation in Vacuum
For simplicity the case of only two neutrino flavors is described here, following [3]. The two
mass eigenstates Ψ will be denoted by |1〉 and |2〉, whereas the weak eigenstates Ψ˜ are denoted
by |α〉 and |β〉. They are related by( |α〉
|β〉
)
=
(
cos θ sin θ
− sin θ cos θ
)
·
( |1〉
|2〉
)
or Ψ˜ = U ·Ψ, (2.1)
where U is the (real) mixing matrix, with the mixing angle θ.
In the mass eigenbasis the Schro¨dinger equation takes the following form
i
d
dt
Ψ = H ·Ψ, (2.2)
with a diagonal Hamiltonian
H =
(
E1 0
0 E2
)
. (2.3)
This Schro¨dinger-equation can be solved easily. With the definitions of the initial states as
|k〉 := |k(t = 0)〉 and k ∈ {1, 2}, one gets:
|k(t)〉 = e−iEkt|k〉 (2.4)
One arrives at the Schro¨dinger-equation in the interaction-eigenbasis by multiplying eq. 2.2
with U from the left:
i
d
dt
Ψ˜ = H˜ · Ψ˜ (2.5)
Now the Hamiltonian H˜ is not diagonal in the interaction base anymore:
H˜ := U ·H · U−1 =
(
a+ b c
c a− b
)
, (2.6)
3
2.1. Two Flavor Oscillation in Vacuum Chapter 2. Neutrino Oscillation Physics
with
a = 12(E1 + E2)
b = 12(E1 − E2) cos(2θ)
c = −12(E1 − E2) sin(2θ).
(2.7)
Hence if a particle is created as interaction-eigenstate |α(t = 0)〉 it evolves with time into a
superposition of states |α〉 and |β〉, due to the Hamiltonian being non-diagonal. Using formula
2.1 the time-dependent interaction states are:( |α(t)〉
|β(t)〉
)
=
(
cos θ sin θ
− sin θ cos θ
)
·
( |1(t)〉
|2(t)〉
)
(2.8)
The oscillation probability P(να → νβ) or Pαβ(t) is the absolute value squared of the ampli-
tude |〈β|α(t)〉|2. It gives the probability to find a state |β〉 at the time t, given that the initial
state (t=0) was an interaction state |α〉 and α 6= β.
Pαβ(t) = |〈β|α(t)〉|2
= | − sin θ cos θ (e−iE1t − e−iE2t) |2
= 12 sin
2(2θ) (1− cos(E2 − E1)t)
= sin2(2θ) sin2
(
(E2−E1)
2 t
)
.
(2.9)
In solving the equation above, the orthonormality of the mass-eigenstates has been used. The
neutrinos, that are produced in a nuclear power plant, have an energy O(1 MeV) which makes
them relativistic. Therefore Ei =
√
p2 +m2i = p+
m2i
2p + . . ., with Ei being the total energy of
the mass eigenstate |i〉 and p ≈ 12(E2 +E1) = E being its momentum. Then (E2−E1)2 simplifies
to:
(E2 − E1)
2
=
(
m22 −m21
)
4p
=
∆m2
4E
(2.10)
The neutrinos travel approximately at the speed of light and so they cover the distance L = t
in the time period t after their creation (assuming c = 1):
Pαβ(L
E
) = sin2(2θ) sin2
(
∆m2
L
4E
)
. (2.11)
Thus 1
∆m2
is the oscillation length in LE and sin
2(2θ) is the maximum size of the oscillation.
Equation 2.11 shows the expected behavior, namely a disappearing oscillation probability in
the limits L → 0, θ → 0 (mass eigenstates = weak eigenstates) and ∆m2 → 0. The latter
limit means, that neutrino oscillations require the two neutrinos to have different masses. In
the case of three neutrinos, at least two of them must have finite mass. In suitable units
equation 2.11 becomes
Pαβ(L
E
) = sin2(2θ) sin2
(
1.27∆m2/eV 2
L/km
E/GeV
)
. (2.12)
The derivation of equations 2.11 has been done with the non-relativistic Schro¨dinger-equation
and assuming plane waves. It can be shown, that one arrives at the same formula for Pαβ(LE )
with a more general treatment using the Dirac-equation, wave packets instead of plane waves
and by taking into account decoherence [4].
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2.2 Three Neutrino Flavors
The formalism with three neutrinos follows along the lines of the formalism with two neutrinos,
and so equation 2.1 becomes |νe〉|νµ〉
|ντ 〉
 = UPMNS(θ23, θ13, θ12, δ) ·
 |1〉|2〉
|3〉
 (2.13)
where UPMNS is the “Pontecorvo-M aki-N akagawa-Sakata” Mixing Matrix, with three mixing
angles θ23, θ13, θ12 and a CP-violating phase δ, which makes UPMNS complex, if δ is unequal
0 and pi. A complex UPMNS in general implies a P(να → νβ) 6= P(να → νβ), which means
CP-violation in the leptonic sector [2]. The δ-phase is often referred to as the “Dirac-phase”,
as opposed to the CP-violating “Majorana-phases” that should be added to the formalism, if
neutrinos were Majorana particles (νi=νi for a given helicity).
In this case the mixing matrix is [4]:
UMajoranaPMNS = UPMNS × diag
(
1, eiα, eiβ
)
(2.14)
The Majorana-phases cannot be observed in neutrino oscillations as the diagonal-matrix can-
cels, when calculating oscillation probabilities. Therefore they are omitted in the following.
The PMNS-matrix is typically parametrized in the same way as the CKM-matrix in the quark
sector [2]:
UPMNS =
 c12c13 s12c13 s13e−iδ−s12c23 − c12s23s13eiδ c12c23 − s12s23s13eiδ s23c13
s12s23 − c12c23s13eiδ −c12s23 − s12c23s13eiδ c23c13
 (2.15)
where cij = cos θij and sij = sin θij (i, j = 1, 2, 3).
It can furthermore be factorized as the product of three matrices:
UPMNS = M23(θ23) × M13(θ13, δ) × M12(θ12)
= atmospheric × θ13 and δ-CP × solar, (2.16)
and in explicit form:
UPMNS =
 1 c23 s23
−s23 c23
 c13 s13eiδ1
−s13eiδ c13
 c12 s12−s12 c12
1
 . (2.17)
Each matrix is associated with one mixing angle. The rotation of the mass-eigenbasis to
the weak-eigenbasis through the application of these matrices is illustrated in fig. 2.1. M23
corresponds to the matrix dominating the neutrino oscillations in the atmospheric case (θ23 ≈
θatm) with a |∆m2atm|. M12 corresponds to the solar neutrino oscillations (θ12 ∼ θsolar) with
an oscillation length 1
∆m2solar
.
Since the oscillation lengths are so different, the measurement of solar and atmospheric os-
cillations decouple effectively. In contrast, if the two oscillation lengths were the same an
atmospheric or solar oscillation experiment would observe oscillations from M12 and M23 si-
multaneously. M13 is parametrized in terms of θ13, which is the mixing angle driving the
yet unobserved νµ → νe transitions. Another important observation is the fact, that eiδ
always appears together with s13, and so any chance to measure the leptonic CP-violating
Dirac-phase requires a non-vanishing value of s13 (→ eq. 2.17).
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Figure 2.1: The three rotation matrices of equation 2.17 are applied sequentially from left to right,
beginning with the mass eigenstates ν1 to ν3 (blue). The application of M12 results in the first
intermediate basis (red), M13 is applied next with δ = 0 resulting in the green vectors and the
application of matrix M23 gives the weak eigenbasis (black). The angles are approximately realistic
[4].
2.3 A Generic Neutrino Experiment
There is a common theme to all neutrino experiments, which is illustrated in fig. 2.2. The
neutrino is created as weak eigenstate together with its lepton, which allows to tag which
neutrino flavor has been created. However in case of a reactor-antineutrino-experiment only
electron anti-neutrinos are created, since the energy of the beta decay reaction is not sufficient
for the creation of µ and τ , therefore the explicit detection of the corresponding lepton is not
necessary. The weak eigenstate |α〉 at the neutrino source is a composition of mass eigenstates,
which propagate the distance L from its source to the detector. Due to the mass-differences the
mass eigenstates propagate slightly differently, which results in an LE -dependent probability
Pαβ(LE ) to detect a certain flavor |β〉 of the neutrino.
There are two types of experiments: Appearance- and Disappearance-experiments. In Appear-
ance-experiments one looks e.g. for the appearance of ντ in a beam of νµ due to oscillations
(OPERA [6]). In this case the probabilities Pαβ(LE ) with α 6= β are relevant, and in the
example given the probability P(νµ → ντ )(LE ). In a disappearance experiment the survival
probability Pαα(LE ), that a certain neutrino flavor is detected as the same flavor, is measured.
Double Chooz is a disappearance experiment and it is aimed to detect a (possible) deficit in
the electron anti-neutrino flux. The relevant probability is P(νe → νe)(LE ).
2.4 Disappearance Probability
In a three-flavor treatment the general disappearance probability1 for electron anti-neutrinos
in vacuum P(νe → νe) (also denoted as Pee) is [4, eq. (II.44)]:
Pee ' 1 − 4 sin2 θ13 cos2 θ13 sin2 ∆31
− cos4 θ13 sin2 2θ12 sin2 ∆21
+ 2 sin2 θ13 cos2 θ13 sin2 θ12(cos(∆31 −∆21)− cos ∆31),
(2.18)
where ∆ij := ∆m2ij
L
4E and i, j ∈ 1, 2, 3.
1or equivalently “survival probability“
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Figure 2.2: A neutrino is created and detected as weak eigenstate, in between it propagates as mass-
eigenstate. The top image describes the experiment in the weak-eigenbasis, the bottom image shows
the same experiment in the mass-eigenbasis, therefore the amplitudes are summed across all possible
mass states. The absolute value squared of the sum of amplitudes gives the oscillation probability
Pαβ(L). From [5].
This formula includes the oscillation probability for Double Chooz and KamLAND. In fig. 2.3
this probability is plotted versus LE , together with the approximate position of the DC Near
and Far Detector. L is fixed, the finite dimension of the antineutrino source and detector can
be safely neglected, however because the neutrinos are not mono-energetic, instead a neutrino
energy spectrum is emitted, and so the Far Detector is “smeared“ in LE . As a consequence
some energy bins are more and some are less sensitive to the determination of θ13. The broad
width of the arrows in figure 2.3 hints at this fact.
An approximation of equation 2.18 for short baselines (LE ≈ 1∆m231 ≈ O(1)
km
MeV ), which also
has been developed in α2 and to second order in sin2 2θ13 leads to [4, 8, 9]:
Pee ' 1− sin2 2θ13 sin2(∆m231
L
4E
)− α2(∆m231
L
4E
)2 cos4 θ13 sin2 2θ12, (2.19)
with the ratio α := ∆m
2
21
|∆m231|
≈ 0.03.
Apart from the small correction by the last term, equation 2.19 is the two-flavor formula 2.11.
In the Double Chooz experiment matter effects can be neglected since the baseline is so short.
Furthermore the MSW-effect observed for solar neutrinos affects neutrinos having charged
current interactions with electrons in matter, while the reactor anti-neutrinos would react
with positrons, which do only scarcely exist in the earth.
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Figure 2.3: Disappearance or survival probability of an electron anti-neutrino vs. LE for an assumed
(but by now obsolete) sin2 2θ13 = 0.2. This picture has been produced with a different position of the
Near Detector. The new position has been moved further away from the source. From [7].
2.5 Neutrino Oscillation Parameters
The mixing angles have been measured by many different experiments and can be convincingly
explained within the neutrino oscillations framework. The current best values2 are taken
from [10, and citations therein]:
Atmospheric Parameters
The atmospheric parameters θ23 and |∆m213| are dominated by νµ → ντ transitions and are
mainly constrained by measurements of Super-Kamiokande and lately MINOS:
|∆m231| = 2.4+0.12−0.11 · 10−3 eV2
sin2 θ23 = 0.5+0.07−0.06
(2.20)
The absolute value of ∆m231 is known to relative precision of 5%, however the sign of ∆m
2
31
is still unknown. In case it is positive, one speaks of the normal mass-hierarchy, since then
m3 > m2 > m1, otherwise m3 is the lightest of the three neutrinos (inverted mass-hierarchy).
Its determination is an important goal for future neutrino experiments. Whether or not
sin2 θ23 is exactly 0.5 or whether there is a small deviation is still an open question. If the
mixing is maximum, this is seen as a hint to some currently unknown symmetry. If it is
not maximum, one is interested to know, whether θ23 > pi4 or <
pi
4 . According to [10], no
statistically significant deviation from maximum mixing is observed.
θ13 and δ-CP
∆m231 is an important parameter for the Double Chooz measurement, because it determines
the baseline at which the first oscillation maximum can be observed. Since ∆m231 is already
2Caveat: The best fit values for the mixing angles are sometimes provided as sin2 θij and sometimes as
sin2 2θij .
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well constrained by the MINOS data, Double Chooz can measure θ13 alone (→ eq. 2.19).
The best limit on θ13 is provided by a global fit involving data from various experiments,
including Chooz-I and MINOS [10].
sin2 θ13 ≤ 0.035 at 90 % C.L.. (2.21)
The current best fit is sin2 θ13 = 0.01+0.016−0.011, which is compatible with θ13 being zero. δ-CP is
completely unknown, it could have any value in the range [0, 2pi). In case of Double Chooz
the limit (eq. 2.21) is typically provided as sin2 2θ13 ≤ 0.14.
θ13 is small. The smallness of α and θ13 grants the effective de-coupling exhibited between the
atmospheric and solar problems, so that - to first order - either measurement can be described
in a simple two-flavor model. Correlation terms between the two problems are proportional
O(sin2(2θ13)) at least [4].
Solar Parameters
The solar parameters θ12 and ∆m221 are dominated by νe → νµ,τ transitions and are con-
strained by measurements of various solar neutrino experiments and the KamLAND experi-
ment (reactor-anti-neutrinos) [10]:
∆m221 = 7.65
+0.23
−0.20 · 10−5 eV2
sin2 θ12 = 0.304+0.022−0.016
(2.22)
Especially ∆m221 is measured with a stunning precision of 3%. sin
2 θ12 is big, but not maxi-
mum and the sign of ∆m221 is positive. It is known since the νe interact with the matter in the
dense core of the sun while propagating, thereby breaking the symmetry between neutrinos
and anti-neutrinos. This behavior is described by the Mikheyev-Smirnov-Wolfenstein (MSW)
effect.
Sterile Neutrinos
An excess of νe over expected background has been claimed by the LSND collaboration [11].
The short baseline of only 30 m and the neutrino energy imply an additional mass-squared
difference, which cannot be accommodated with only three neutrino families. Instead a fourth
sterile neutrino is postulated, where sterile means, that it does not contribute to the decay
width of the Z0-boson. The MiniBooNE experiment [12] has been carried out to confirm or
refute the LSND oscillation signal. First MiniBooNE results did not confirm LSND data [13],
however data analysis is ongoing. See [2] for further details.
2.6 Future Agenda
Apart from increasing the precision on the existing parameters, the future agenda of neutrino
physics naturally sets itself by the parameters not yet determined. For θ13 there is only an
upper limit so far. But the measurement of θ13 is not only interesting in itself, it is also a
prerequisite to determine δ-CP, which is as yet completely unknown. If θ13 is 0 or very small,
δ-CP will stay elusive, since eiδ is inseparable from sin θ13 (→ eq. 2.17).
The sign of ∆m2 (mass hierarchy) cannot be determined from oscillations in vacuum. The
sign of the solar squared-mass difference (∆m212) is known from matter-enhanced oscillations
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inside the sun, as described by the MSW-effect. The sign of the atmospheric squared-mass
difference is unknown. It could be determined for favorable values of θ13 and δ−CP in a su-
perbeam experiment with a long baseline in earth, such as the proposed Nova-experiment [14].
Matter effects compete with CP-violation, because the interaction with matter introduces an
asymmetry between an antineutrino and neutrino-run, thereby faking a CP-violating effect.
See [15] for further details.
The determination of the unknown parameters suffers from degeneracies, meaning the exper-
imental data can be explained with different, non-contingent areas in the space of unknown
parameters (see e.g. [16]). To resolve these degeneracies different experiments with different
baselines and neutrino energies, various oscillations channels involving neutrinos and anti-
neutrinos have to be used to arrive at a unique solution for θ13, δ and the atmospheric mass
hierarchy. It has been pointed out for example, that the combination of data from superbeam
and reactor-antineutrino provides a possibility to resolve ambiguities and therefore gives a
much better sensitivity to oscillation parameters [17]. It is concluded, that for the design of
future neutrino experiments as well as for the direction, in which neutino physics will head,
θ13 will play a pivotal role.
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The Double Chooz Reactor
Antineutrino Experiment
3.1 Overview
A reactor anti-neutrino disappearance experiment with a baseline of 1 to 1.5 km and a multi
detector concept to reduce the overall systematic errors gives the opportunity to improve the
sensitivity to θ13 by roughly an order of magnitude over the Chooz-I limit1 [9]. (The second
parameter ∆m213 in formula 2.19 is known precisely from atmospheric neutrino data and by
recent measurements of the MINOS collaboration [10].) The disappearance probability for
electron anti-neutrinos is independent of the CP-violation phase, and the measurement is not
affected by matter effects, due to the short baseline. Thereby a clean measurement of θ13
can be achieved. The improvement of the Chooz-I result requires an increase in statistics, a
reduction of the overall systematic error below one percent and a careful control of backgrounds.
The goal is to have an overall systematic error of 0.6 % (the overall systematic error of Chooz-I,
which had only one detector, amounted to 2.7 %) [9].
Data taking with the Double Chooz experiment2 will be divided in two phases: a first one
with the Far Detector only, and a second phase with both Near and Far Detectors running
simultaneously. Phase I will start in 2009. For ∆m213 ≈ 2.5 · 10−3 eV2, Double Chooz will be
sensitive to sin2(2θ13) = 0.05 after 1.5 year of data taking in phase I, and 0.03 after 3 years
of operation with two detectors [18]. Thus the overall operation time of the experiment is at
least 5 years. (In contrast the Chooz-I experiment ran for about one year in 1998.)
Apart from Double Chooz there have been many proposals of reactor anti-neutrino disap-
pearance experiments to measure θ13 world-wide: ANGRA in Brazil, Braidwood in the US,
Daya Bay in China, KASKA in Japan and RENO in South Korea [19, 20, 21, 8]. Some of
these experiments have been abandoned, and Double Chooz, RENO and Daya Bay are closest
to realization. An upgrade to Double Chooz, Triple Chooz, has also been proposed [22]. In
this proposal a third detector with a substantially bigger ν-target close to the Far Detector is
considered. The feasibility of Triple Chooz depends on the experience with Double Chooz, in
particular whether systematic errors and dangerous backgrounds can be controlled. In that
sense Double Chooz is also an R&D project.
1To distinguish the first Chooz-experiment from the Double Chooz experiment, the former is referred to as
Chooz-I in this document.
2project homepage: http://doublechooz.in2p3.fr
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3.2 Working Principle
Figure 3.1: Interaction of a ν with a proton (inverse beta decay). The signature is a coincidence of
two correlated energy depositions, the prompt positron annihilation followed by the delayed neutron
capture. From [4].
Starting in 1956 Reines and Cowan [23] successfully used the delayed coincidence signal from
inverse beta decay (IBD) to detect anti-neutrinos from a nuclear reactor. Today’s reactor
anti-neutrino experiments still use the same method and also the detector design then and
today is similar: They consist of a volume filled with liquid scintillator, which is observed
by photomultiplier tubes (PMT). The scintillator is both ν-target and detector medium,
in which an anti-neutrino reacts with a proton in the target, to produce a positron and
a neutron (inverse beta decay, → fig. 3.1). The positron annihilates immediately with an
electron (prompt signal) and the neutron is captured for example on hydrogen after tens
or hundreds of µs (delayed signal). This delayed coincidence is the signature of an anti-
neutrino. Alternatively the neutron is captured on nuclei, which have a big neutron capture
cross-section and which have been added to the scintillator for exactly this reason. There are
various candidate-nuclei [4] and in case of Double Chooz Gadolinium (Gd) has been chosen.
Key features of the scintillator are a big attenuation length for optical wavelengths (of the
order of 10 m) and a high light yield for a good energy resolution (e.g. 180 photo electrons
per MeV of deposited energy). For more details on the scintillator see [24, 25].
Common to most neutrino experiments are two major classes of background: First atmo-
spheric muons and their secondary particles, and second the radioactivity of the detector
materials (e.g. scintillator, PMTs) and the surrounding rock. The muons and their secondary
particles (e.g. fast neutrons) are fought by passive and active shielding. By building the lab-
oratories underground, e.g. in old mines, hundreds of meters (or kilometers) of overburden
reduce the muon flux reaching the detector. Muons which manage to penetrate the overbur-
den are detected with an instrumented muon detector, which entirely surrounds the sensitive
ν-target (4pi-coverage).
Due to their low energy, the energy depositions of the reactor-neutrinos are of the same size
in energy as naturally occurring radio-active processes. Especially radio-pure materials have
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to be used, otherwise the rare ν-signals would be lost in a sea of background signals. Even
after using PMT with low radioactivity glass, the remaining activity is still one of the major
sources of background in the Double Chooz experiment.
The first generation of neutrino experiments were counting experiments, the energy informa-
tion was only used to discriminate signal and background. For Double Chooz it can be shown,
that a fit of the shape of the neutrino energy spectrum is slightly more sensitive to the value
of θ13, than an analysis involving only the rate [26].
3.3 Detector Site
Figure 3.2: The Chooz-B nuclear power station with two reactor cores is surrounded by a meander
of the river Maas (fr. “la Meuse”). Near (ND) and Far Detector (FD) are only roughly positioned in
the picture. The village Chooz (top right) is small compared to the area of the nuclear power plant.
From [27, 28].
The source of anti-neutrinos used in the experiment stem from β-decays, that take place in
the reactors located at the Chooz-B nuclear power station operated by the French company
Electricite´ de France (EdF) in partnership with the Belgian utilities Electrabel S.A./N.V.
and Socie´te´ Publique d’Electricite´. The Chooz-B power station is located close to a small
village called Chooz, in the Ardennes region, in the northeast of France, very close to the
Belgian border, and actually a mere 180 km by road from Aachen, Germany (→ fig. 3.2).
It is a commercial nuclear power plant, with two pressurized water reactors (PWR). Each
reactor core has a thermal power of 4.27 GWth, with an average load factor of approximately
80 % [26]. The first reactor started full-power operation in May 1997, and the second one
in September of the same year. Data taking of the first Chooz experiment started in April
1997, which gave the experiment the unique opportunity to take Reactor-Off data, thereby
measuring background processes without the signal [4].
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3.4 Two Detector Concept
Double Chooz consists of two almost identical detectors, which have a Target volume of
10.3 m3 each, filled with Gadolinium-doped (Gd) organic liquid scintillator. For the Far
Detector (FD) the old Chooz-detector cavern can be reused, which is located 1.05 km from
the two cores of the Chooz nuclear plant3. Due to its distance from the ν-source it will see the
effect of neutrino oscillations, if θ13 is big enough. The Double Chooz-far site is shielded by
about 110 m of 2.8 g/cm3 rock, which corresponds to 300 meters water equivalent (m.w.e.).
The re-usability of the old Chooz-I experimental site is an asset of Double Chooz, both in
time and civil engineering costs, which are a significant fraction of the overall costs of any
reactor anti-neutrino experiment [8].
In order to cancel the systematic errors originating from the nuclear reactors (lack of know-
ledge of the νe flux and spectrum), as well as to reduce the set of systematic errors related to
the detector and to the event selection procedure, a second detector, the Near Detector (ND),
will be installed close to the nuclear cores. Because of its proximity it will see an unoscillated
signal regardless of the value of θ13. Its overburden is with 115 m.w.e. smaller than at the FD
site, which entails a higher muon flux at the Near Detector [29]. The distance to the reactor
cores are 351 m and 465 m. In the DC proposal [18] a different ND site has been considered,
in the new ND site both the overburden and the distance to the two reactor cores are bigger.
The operation of Near and Far Detector is completely independent. They have separate, but
identical DAQ-systems, which includes a separate Level-1 Trigger and Timing System. Events
in the data-sets of the two detectors can be correlated via a GPS-based absolute time-stamp
(see section 5.2.2).
3.5 One Detector
Detector Components
There is a baseline detector design common to all existing and proposed liquid scintillator
experiments. Each detector has a target for the neutrinos and an active surrounding muon
detector. However the Double Chooz detector has been refined with the experience from the
Chooz-I experiment. The description of the detector volumes starts with the best protected
volume at the center (→ fig. 3.3). For each volume the vessel, the liquid and instrumentation
(e.g. PMTs) are described:
Inner Target and γ-Catcher
Target and γ-Catcher are acrylic vessels (→ see the mock-up in fig. 3.4(b)), which are
transparent to ultra-violet and visible photons with wavelengths above ≈ 300 nm [30]. The
vessels are designed to contain the scintillator liquids of Target and γ-Catcher with long-
term hermeticity (no leak for 10 years) and chemical stability. The strongest constraint is
the chemical compatibility between the vessels and the scintillating liquids of Target and
γ-Catcher. In other words the scintillator liquids must be chemically stable for the lifetime
of the experiment (5 years), they must not degrade through contact with the acrylic vessel.
3One of the two cores is closer to the Far Detector such that 55.5 % of the overall neutrino flux at the Far
Detector comes from this core.
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Figure 3.3: The Double Chooz Detector consists of 4 concentric cylinders, which are filled with
different kinds of liquids, both scintillating and non-scintillating. The Inner Detector comprising Inner
Target, γ-Catcher and Buffer is optically separated from the surrounding Inner Veto. The Inner Veto
provides a 4pi-coverage of the Inner Detector, against muons and their secondaries. The Outer Veto
is a large-area muon detector placed above the 4 cylindrical vessels, made of several panels and layers
of scintillating strips (not shown). The whole detector is surrounded by 15 cm of metal shielding (not
shown). See also appendix A.4 on page 142. Different from what is shown, the axis of the Inner Veto
PMTs is parallel to the wall.
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The γ-Catcher vessel is also in contact with the mineral oil of the buffer region, chemical
compatibility is here a weaker constraint, since the buffer liquid is less delicate.
(a) (b)
Figure 3.4: (a) Picture of the Double Chooz Far Detector site with the detector hole right behind
the blue railings in the front. Picture taken in 2003, from [18].
(b) 1:5 mock-up of the Inner Target and γ-Catcher acrylic vessels, located at CEA Saclay (DC col-
laborating institute).
The target vessel is a cylinder of 246 cm height, 230 cm diameter, and 8 mm thickness. It
contains a target volume of 10.3 m3. The γ-Catcher is a 55-cm-thick volume of non-loaded
liquid scintillator (22.6 m3), surrounding the Inner Target volume concentrically. It serves as
a scintillating buffer around the Target and is introduced to efficiently measure the gammas
from neutron capture on Gd and from positron annihilation, and to reject the background
from fast neutrons.
The organic liquid scintillator in the Inner Target is composed of 20% PXE4 (C16H18) and
80% of dodecane (C12H26), thus the number ratio of C:H is approx. 1:2. The fluors PPO
and Bis-MSB are added as wavelength shifters. The scintillator is also doped with 1 g/l
Gadolinium (Gd), which affects the capture-time of the neutron and the amount of energy
released with a capture. For further details on the scintillator see e.g. [24].
The scintillators in the Target and in the γ-Catcher have to be matched in light yield and
density, which is 0.8 kg/l. The Gd in the Target reduces the light yield, and since the
scintillator liquid in the γ-Catcher is not Gd-doped it has a different composition (→ fig. 3.3).
For the θ13-analysis only neutrons captured on Gadolinium are taken into account, thus
the Fiducial Volume includes only the Inner Target and not the γ-Catcher. There is a so
called Spill-In/ Spill-Out-effect, which complicates the definition of the Fiducial Volume.
The neutron receives some kinetic energy from the IBD reaction (O(10) keV) and propagates
away from the interaction point before it is captured [31]. If the neutrino-interaction takes
place in a certain area inside the γ-Catcher, the neutron can be captured in the Inner Target.
4PXE - Phenylxylyl-ethane
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It can also happen the other way round, that a neutrino-interaction takes place in the Inner
Target but the neutron manages to leave the Target region. This has to be taken into account,
when determining the actual Fiducial Volume.
Non-scintillating Buffer
A 105-cm-thick region of non-scintillating mineral oil (114.2 m3) encloses the γ-Catcher and
Inner Target. The buffer vessel is a cylinder (5.7 m height, 5.5 m diameter5) made of 3-mm-
thick stainless steel with sheets and stiffeners for enforcement. A total of 390 photomultiplier
tubes are mounted on a dedicated support structure on the inside of the buffer vessel.
This big non-scintillating volume is one of the major improvements over the Chooz-I design,
which did not exist in that detector. It reduces the rate of single gammas, which is mainly
due to the radioactivity of the photomultiplier tubes, to below 10 Hz in the sensitive region
(Target + γ-Catcher) and thereby decreases the level of accidental background (→ sec. 3.8
below). The dangerous fast neutron background is also reduced.
In the Inner Detector 10“ PMTs with low radioactivity glass are used. The model “Hama-
matsu R7081 Mod-Assy” has been purchased and tested [33, 34, 32]. In order to minimize
uninstrumented material in the detector, there is only one common cable for signal and high
voltage. The signal is then decoupled in the so called HV-splitter, outside the detector. The
PMTs are oriented towards the center of the detector.
The number of PMTs is determined by the light output of the Target scintillator and the
required energy resolution. In order to reduce the systematic uncertainty of the event selection
the energy resolution has to be better than 10%q
E(MeV)
, which implies a photoelectron yield
better than 100 p.e.MeV. The light output of the Target scintillator is 6500
photons
MeV and so a
photon detection efficiency of better than 1.5% is necessary. The photon detection efficiency
is the product of the quantum efficiency (QE) of the PMT and the photo-coverage (PC),
which is the fraction of surface covered with PMTs. The chosen PMTs have an (average) QE
of 23% and the PC is 13% resulting in 3% of photon detection efficiency and a photoelectron
yield of 180 to 200 p.e.MeV. This includes a safety margin for gentle degradation in light yield of
the Target scintillator over a period of 5 years and the (expected) failure of a few PMTs.
Inner Veto
The Inner Veto (IV) provides a 4pi-coverage of the Inner Detector and it is instrumented with
78 8“ PMTs (→ fig. 3.5). Its main purpose is to tag muons and muon-induced backgrounds,
especially fast neutrons, and thereby to protect the sensitive region. Despite its name, events
with signals in the Inner Veto are not vetoed online, but saved to disk for the offline analysis.
For the Inner Veto, PMTs are installed, which were previously used in the IMB (and Super-K)
experiment. For Near and Far Detector 2 × 78 (+ spares) PMTs were chosen out of a greater
set of PMTs based on agreed test procedures and quality criteria [32]. With 78 PMTs of this
type, the PMT coverage amounts to merely 0.6% of the total surface area of the veto detector.
To increase the light collection, almost all surfaces in the veto detector will be covered with a
diffuse-reflective coating. Compared to a stainless steel surface, this improves reflectivity by
more than a factor of two. Due to the slim volume (50 cm for the Far Detector), the PMTs
are installed with their axis in parallel to the surface, on which they are mounted, unlike in
5See [32] or [18] for precise values.
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Figure 3.5: This sketch of the detector shows all cylindrical volumes, but only the Inner Veto PMTs.
The distribution of PMTs is cylindrically symmetric, but has an up-down-asymmetry, with more PMTs
at the bottom. One reason for this are the feet for the buffer vessel (being shaped as a trapeze), which
are made of metal and are therefore not optically transparent. The axis of the PMTs are in parallel
to the surface they are mounted on.
the Inner Detector (compare figures 3.3 and 3.5). The higher muon flux (due to the smaller
overburden) at the Near Detector is compensated for by equipping the Near Detector with
a thicker Inner Veto. The Inner Veto has a smaller PMT coverage by a factor of 20 and a
more complicated volume than the Inner Detector, therefore only coarse event spectrometry
can be done.
Chimney & Glove-box
A central chimney with an outer radius of 150 mm is needed to allow regular access to the two
inner vessels at the top. The access is needed to allow the deployment of calibration sources
into the Inner Target and Gamma Catcher (→ fig. A.4 on page 142). Neither scintillator
liquid may be exposed to air, as it contains oxygen, dirt or natural radioactivity (e.g. radon).
Therefore the top end of the chimney is connected to the Glove Box, which is effectively a
clean room and put under a nitrogen atmosphere (→ fig. 3.6).
Detector Filling
Filling the four volumes just mentioned is a logistical challenge. The overall detector volume
is 230 m3. The four volumes have to be filled simultaneously, in order not to break the
delicate acrylic and steel vessels. For this the liquid levels may not differ by more than 3
cm, while a maximum difference of 1 cm is aimed for [35]. All 4 liquids have to be protected
from contamination by regular air and are therefore handled in a closed system, purged with
nitrogen. Furthermore the amount of hydrogen (calculated: 6.8 · 1029 atoms) in the Inner
Target of the Far Detector has to be measured very precisely, so that the Inner Target of
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Figure 3.6: The glove box will be mounted on top of the Chimney. A commercial glove box has been
modified to the needs of the calibration handling and deployment system. From [32].
the Near Detector will contain the same amount of scintillator within a relative error of
0.1%. Detector filling will take a few months and a failure during the filling procedure could
jeopardize the experiment even before it has started data-taking.
Passive Shielding
Outside the detector vessels a 150 mm thick low activity steel shielding will protect the detec-
tor from the natural radioactivity of the rock around the pit hole (→ fig. 3.7). The optimal
thickness has been determined by a full detector simulation of the accidental backgrounds from
the ambient rock. The steel replaces low-radioactivity sand, which had the same purpose in
the Chooz-I experiment.
Outer Veto
Secondary particles of cosmic muons6 are a source of dangerous background signals for the
experiment, mimicking the coincidence signal of an inverse beta decay. Such secondaries are
produced in an interaction of the primary muon with the ambient rock. This background is
therefore studied and controlled by tagging the primary muon. A fraction of certain secondary
particles (e.g. fast neutrons) manages to reach the Inner Target, without having been clearly
identified by the Inner Veto. The probability of these dangerous secondaries propagating
into the sensitive region decreases with the distance from the detector. Thus primary muons,
which are not seen by the Inner Veto but are still close to the detector (”near-miss“ muons)
are of particular interest.
For this reason a large-area muon tracking detector, the so called Outer Veto (OV), is installed
on top of the cylindrical detector. It consists of a plane of modules, outside the passive steel
shielding, and a smaller plane right underneath the lab’s ceiling. The big plane will have an
active area of 6.4 × 12.8 m2 in the Far Detector lab and 11 × 12.8 m2 in the Near Detector,
6read: cosmic ray or atmospheric muon
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Figure 3.7: This drawing shows a cross section of the Far Detector laboratory and the 4pi-coverage
with 15 cm of stainless steel, which surrounds the whole detector. From [32].
while the Inner Veto vessel is 6.5 m in diameter (for the Far Detector). Thus the OV stretches
out beyond the cylindrical detector, where possible. For the Far Detector the dimensions of
the laboratory hall are a limitation: The big plane consists of 36 modules, the smaller plane
of 8 modules. Each module has an active area of 1.625 m × 3.2 m and consists of plastic
scintillator bars, with the dimensions 5 cm × 2 cm × 3.2 m.
The main goals of the Outer Veto are to tag muons with a very high efficiency and to provide
tracking information for muons that pass in and around the central detector. This is another
major change compared to Chooz-I, as there was no equivalent in the Chooz-I experiment.
The capabilities of the Outer Veto can be exploited further, when combined with other sub-
detectors. A significant fraction of muons will be tagged by both the Outer and the Inner
Veto/ Inner Detector, thus redundancy is introduced, which allows to mutually cross-check
subdetectors and determine efficiencies. The tracking information will allow the differentiation
between a muon which passed through the Inner Detector, one which merely passed near the
Inner Detector and one which missed even the Inner Veto. The Inner Veto and Inner Detector
have non-instrumented (=dead) material, such as tubes or electronics cables, where muons
would stay undetected, if they were not tagged by the Outer Veto. See [32] for further details.
The Outer Veto on one side and the Inner Detector + Inner Veto on the other have largely
independent DAQs, so that they can be operated independently. However the data-sets are
joined for a combined offline analysis. There is also an interface between the Outer Veto
electronics and the Level-1 Trigger and Timing System, which is described in section 8.4.
3.6 Anti-neutrino Flux
Among the radioactive elements that can be found in the reactor cores the following are
relevant for the anti-neutrino flux in the detector: 235U, 238U, 239Pu and 241Pu (→ fig. 3.8(a)).
In each fission of the isotopes, mentioned above, about 6 ν are produced on average and
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approximately 200 MeV are released. This allows to calculate the fission-rate of ν from the
thermal power of the reactor core and the rate of ν in a simple way [4].
6 · 2 · 4270 MW
200 MeV
≈ 1.6 · 1021 νe s−1, (3.1)
where the two cores of the Chooz-B nuclear power plant have a thermal power of 4.27 GWth
each. The anti-neutrinos are emitted isotropically, resulting in a flux of ≈ 1.3 · 1014 m−2s−1
at the Far Detector (1 km from the source)7.
More detailed calculations are done, which include also the change of the core composition and
with it the anti-neutrino flux in the course of time (“burn-up“). For the Chooz-I experiment
the error on the neutrino-flux was about 2% and this uncertainty limited the sensitivity-reach
of the experiment. For Phase I of Double Chooz similar calculations are under way.
Figure 3.8: (a) Each element emits a characteristic energy spectrum of neutrinos per fission (relevant
elements are 235U, 238U, 239Pu and 241Pu). (b) Cross section of the charged current reaction (inverse
beta decay) as a function of the incident anti-neutrino energy and assuming a proton at rest. (c) Visible
energy spectrum (calculated). (d) Visible energy spectrum, binned in 250 keV-bins (simulated). All
figures from [4].
7For comparison: According to the Standard Solar Model (SSM) the integrated flux of solar neutrinos on
the earth surface is 6.6 · 1014 m−2s−1 [36]
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3.7 Detection
Possible interactions for the anti-neutrino are elastic scattering with electrons, and charged
current interaction with the proton (inverse beta decay). Charged current interactions with
12C are impossible due to the high Q-value of the reaction (14 MeV). Neutral current interac-
tions on nuclei (e.g. protons or 12C) are impossible to detect with a liquid scintillator detector,
since the recoil energies of the nuclei are of the order of keV, but the energy resolution of of
the liquid scintillator is of the order of 100 keV. The elastic scattering on electrons suffers
from small cross sections and lacks a signature, which allows to distinguish it from single
gammas from inherent radioactivity and other background processes.
Inverse Beta Decay
The IBD has such a unique signature:
νe + p → e+ + n. (3.2)
The Q-value of the reaction is ∆+me+ = 1.8 MeV, where ∆ = mn−mp is the mass difference
of neutron and proton.
In the inverse beta decay reaction a positron and a neutron are created, which then cause
two time-correlated signals, the prompt annihilation of the positron followed by the capture
of the neutron (→ fig. 3.1). The capture of the neutron on hydrogen takes ”relatively“ long
(O(200) µs), which results in an increased probability of accidental coincidences, that can
fake the IBD and hence are background to the signal. This can be improved by doping the
scintillator with elements, which have a high cross section for neutron capture. There are
several candidate elements, such as Cadmium (Cd), 3He and 6Li and Gadolinium (Gd) [4].
Gadolinium has a significantly higher cross section for neutron capture than hydrogen.
For a doping of 0.1 % the capture time reduces by a factor of 6 to ≈ 30µs and with it
the probability for accidental coincidences. Per capture approx. four times more energy is
released than for hydrogen (→ table 3.1). This increased energy release can be used to apply
an energy threshold and thereby further reducing backgrounds.
Table 3.1: Neutron capture on hydrogen and Gadolinium [4]
H Gd
σ [barn] 0.3 50000
visible energy [MeV] 2.2 8
capture time [µs] 180 30
captures 20% 80%
Signal
An anti-neutrino candidate in the detector is the coincidence of two energy depositions above
0.5 MeV within a time window of 200 µs. (After 200 µs less than e−
200
30 ≈ 10−3 of the
neutrons are not captured.) For the analysis of θ13 an energy cut will be applied to the
delayed event so that only neutrons, that were captured on Gd, will be considered.
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”Visible Energy”-Spectrum
Under the (justified) approximation, that the recoil energy of the neutron is negligible, the
energy of the positron and the anti-neutrino are:
Ee+ = Eνe −∆. (3.3)
The visible energy Evis, that is actually seen in the detector is the sum of positron energy
and the mass of the electron:
Evis = Ee+ + me = Eνe −∆ + me = Eνe − 0.78 MeV. (3.4)
In words, visible energy, positron energy and anti-neutrino energy are directly related and
independent of the neutron energy.
As can be seen in figure 3.8(b) the cross section of inverse beta decay σ(Eν) is approximately
proportional to E2ν :
σ(Eν) = K · (Eν −∆)
√
(Eν −∆)2 −m2e, (3.5)
and K is directly related to the life time of the neutron and has a value of (9.559 ± 0.009) ·
10−44 cm2 MeV−2. For a more detailed and precise description see [4, 18].
The energy spectrum measured in the detector (”visible energy“) is the product of the νe-flux
with the cross section σ(Eν) offset by 0.78 MeV. Due to the limited energy resolution, the
data is binned (→ fig. 3.8(c), 3.8(d)). The visible energy spectrum is distorted by neutrino
oscillations and is thereby sensitive to θ13.
Thus for the θ13-analysis the neutron is only needed as a tracer-particle, which indicates the
positron from the anti-neutrino-reaction. However the neutron has been involved in other
analyses. It has been found, that despite the small momentum transfer from anti-neutrino to
the neutron, some directional information towards the ν-source is preserved [31].
3.8 Background
A complete understanding of the background events is crucial for a precision measurement of
θ13. The backgrounds that mimic the inverse beta decay (IBD) signal can be separated into
two categories: accidental and correlated. Accidental background events result from random
coincidences between two different events, that together mimic the coincidence of the inverse
beta decay signal. ”Random coincidence“ means here, that two signals occur within the 200
µs-window, even though they are not causally related. For example, a coincidence between
a single gamma from a PMT and a single neutron produced by a cosmic ray muon could
produce a fake signal event. Fortunately, the level of these events can be measured easily by
changing the required coincidence window (e.g. by exchanging the required sequence for the
positron-like and neutron-like signals). The accidental rate is minimized by using radiopure
materials.
Correlated backgrounds, in which both the positron and neutron-like signals result from the
same primary particle, are more problematic. Three types of correlated backgrounds are
considered:
• Fast neutrons produced by cosmic ray muons in the vicinity of the detector can fake
the IBD signal by elastically scattering off protons on its way into the Inner Detector
and subsequently being captured on Gd. The recoil protons from the elastic scatter
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can mimic the prompt positron signal from inverse beta decay, followed by the delayed
Gd-capture signal.
• A fraction of muons stops inside the Inner Detector, another fraction of these is captured
on carbon or hydrogen. Such a Muon Capture can produce fast neutrons, that mimic
the IBD signal as described above.
• Spallation from cosmic ray muons can create e.g. 9Li inside the detector. About 50%
of 9Li decay under the emission of a β and a neutron [37]. The neutron is captured on
Gd, which along with the prompt signal from the β mimics the IBD signal. Due to the
178 ms half life of 9Li vetoing these events would produce unacceptable dead time.
The production mechanism of long-lived radioactive isotopes such as 9Li from muons is
not yet sufficiently well understood, even though Chooz-I has measured the production
rate of 9Li to a few events/day. Evidence from KamLAND suggests that showering
muons (which depose big amounts of energy) have a high likelihood of creating such
isotopes [38]. This will be a subject of study during the experiment and the Outer Veto
can provide a tracked sample of muons.
The background and its handling is very specific to Double Chooz with its shallow overburden
compared to other neutrino experiments. Basically all of the background sources are associ-
ated with cosmic ray muons (even accidental backgrounds usually result from a coincidence
between a gamma, e.g. from a PMT, and a muon-induced neutron). The rates of all these
background processes are very low compared to the primary muon rate, but not negligible
compared to the ν-event rate.
In other experiments, e.g. in the KamLAND detector, the muon rate is so low (0.3 Hz),
that the 9Li background can be vetoed [38]. The disadvantage of a small overburden is
compensated by introducing the Outer Veto as an additional active muon veto. An equivalent
subdetector does neither exist in KamLAND nor in the Daya Bay experiment.
Signal to Background
The signal to background ratio has been estimated with Monte Carlo simulations and a proper
scaling of backgrounds measured in the Chooz experiment [18]. Accidental and correlated
backgrounds have been studied separately. For the accidental background a distinction has
been made between materials and PMTs. For the correlated backgrounds 9Li, fast neutrons
and µ-capture are distinguished. The spectral shapes of the different kinds of background are
shown in figure 3.9, together with the ratios for the Far Detectors of the Daya Bay experiment
and Double Chooz (→ see also appendix A.1 on page 137).
3.9 Summary
The Double Chooz experiment is a ν-spectrometer, which uses the coincidence signal from
an IBD to reconstruct antineutrino-events. Instead of merely counting the events, a visible
energy spectrum is measured. The spectral shape is distorted depending on the value of ∆m213
and the mixing angle θ13. While ∆m213 is already precisely known from other experiments,
e.g. MINOS, θ13 is determined from a χ2-fit of the spectrum. The measurement of θ13 with
the Double Chooz experiment is dominated by systematic effects. It is aimed to have the
overall systematic error below 0.6%.
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The detector design is classic, however it has important modifications with respect to the
Chooz-I detector and other reactor antineutrino detectors. This difference is mainly due to
the comparatively shallow overburden at the Far and even more at the Near Detector and as
a consequence the big muon-induced background. The DC-detector fits into the same cavern
as the Chooz-I detector, but the ν-Target is approximately twice as big. The experiment is
equipped with redundant sub-detectors, which will be exploited to limit the systematic errors.
A common challenge to all neutrino experiments is the radio-purity, the cleanliness and the
material compatibility of the materials used in the detector.
The overall volume of the Double Chooz detector is 230 m3, about half of this is the non-
scintillating buffer. In particular the buffer is thicker than the Inner Veto, with a thickness
of 1 m as compared to 50 cm (or 60 cm in the Near Detector). The Fiducial Volume is with
10 m3 only a fraction of the overall detector volume, but the sensitivity to θ13 down to 0.03
is not limited by statistics. (This situation changes however once the sensitivity goes down
to 0.01 [22]).
Figure 3.9: Spectra of three major backgrounds and their size relative to the oscillation signal
(measured at the Daya Bay Far Detector with sin22θ13 = 0.01). The spectral shapes of the different
backgrounds are the same for the Double Chooz experiment, however the relative sizes are different,
mainly due to different overburdens at Daya Bay and Double Chooz. For the Double Chooz Far
Detector the ratio bkg/signal is 1.4% from 9Li, 2.2% from accidentals of PMTs (respectively 0.7%
from material) and 0.2% from fast neutrons. At DC µ-capture is an additional source of background
with an bkg/signal of < 0.1% (→ see figure A.1 on page 137). (Figure is from [37].)
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Chapter 4
Electronics and DAQ
After the presentation of the Double Chooz Experiment and the detector in the previous
chapter, the focus of this chapter is the electronics and DAQ. It encompasses all hard- and
software involved in reading out the detector. The Level-1 Trigger and Timing System, which
is the subject of the following chapters, is a crucial component of the electronics/ DAQ and
there are various interfaces between the former and the latter. Throughout this thesis the
word “VME” does occur frequently. Therefore a short break is taken before the explanation
of the DAQ system in order to introduce the VMEbus and its relationship with the DAQ and
the Level-1 Trigger System.
4.1 VMEbus
The description of the VMEbus is limited in scope, advanced topics, such as e.g. bus arbi-
tration, are not mentioned here, since they are typically transparent to the user. Further
information, e.g. on advanced topics, can be found in the VME specifications [39] or on the
internet [40].
4.1.1 Name
The VMEbus is a computer architecture. The term ’VME’ stands for VERSAmodule Euro-
card1. The term ’bus’ is a generic term describing a computer data path, hence the name
VMEbus. The name reflects the fact, that VMEbus was originally a combination of the
VERSAbus electrical standard, and the Eurocard mechanical form factor.
Unlike other bus specifications, e.g. the PCI bus, is the VMEbus specification public domain
[40].
4.1.2 Specification
The VME specification exhibits the following features, among others:
• Master/slave architecture.
• Asynchronous bus (no clocks are used to coordinate data transfers).
1Actually, the origin of the term ’VME’ has never been formally defined. Other widely used definitions are
VERSAbus-E, VERSAmodule Europe and VERSAmodule European.
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• Handshaking protocol.
• Various addressing ranges, the two most commonly used being 24 and 32-bits.
• Various data path widths with typically 16 and 32-bits.
• Wide variety of mechanical hardware.
• Bandwidths up to 40 Mbyte/second.
The VMEbus uses a master-slave architecture. Modules called masters can initiate data
transfers, and slave modules detect and participate in data transfer cycles, and the VMEbus
backplane provides the transport media for electrical signals between modules (→ fig. 4.1).
It is possible to have several VME masters in a crate, however typically one crate will have
one VME master and several slaves. This is also the configuration in the DAQ and Trigger
System of the Double Chooz experiment.
For both the Level-1 Trigger System and the DAQ the VME master is the Motorola PowerPC
MVME3100 or more precisely a PCI-VME-Bridge named Tundra Tsi148 on the MVME3100
[41, 42]. For the Level-1 Trigger System the VME slaves are the Trigger Boards and the
Trigger Master Board, whereas for the DAQ the Waveform Digitizers are the VME slaves
(see also fig. 4.3 on page 32).
Bus Transfer Cycles
The VMEbus defines an asynchronous backplane protocol which uses handshaking signals
rather than a clock to transfer data. Within the VME specification many different bus
cycles are known, but most relevant are a read- or write-cycle and a block transfer cycle.
For the Level-1 Trigger System the following VME operations are defined in a dedicated
driver: read 32, read 16, write 32, write 16 and the read 32 BLT as block transfer (BLT).
The suffixed number stands for the number of bits read or written.
Arguments to the read-functions are the address of a register on the VME slave and a variable,
where the retrieved data will be stored. Also the write-functions take two arguments: The
address of the VME register to write to and the data to be written. The block-read-function
takes as a third argument the number of 32-bit words to be read in one block.
Within a VME crate the address of each register on any board has to be unique. Thereby
the address naturally decomposes in an address of the register on the board and the address
of the whole board within the VME crate. The latter is called base address. It can be
set with dip switches on each board (→ fig. 7.11 on page 72). In the VME64x standard,
the connectors2 J1 and J2 are modified such, that VME boards can be assigned geographic
addresses automatically, which identifies each board uniquely.
In order to be able to provide solutions to many different problems, the VME specification
allows for a wide variety of different data and address ranges. Therefore a special qualifier,
the Address Modifier, is distributed along with each VME operation, so that the VME slave
knows, how to interpret the given address and data. A list of available Address Modifiers can
be found at [40].
VME crates exist in different heights and widths. Heights can be 3U, 6U and 9U, where one
U is 1.75 inch. The width can be a maximum of 21 slots3 per backplane, with a pitch of 0.8
2connectors J1 and J2 on the VME board are plugged into connectors P1 and P2 on the VME backplane.
3At a pitch of 0.8 inch one can just get 21 slots into a chassis which will fit into a 19 inch rack.
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Figure 4.1: (top) A VME crate with 21 slots, 1 VME master and 2 modules of the Level-1 Trigger
System as VME slaves.
(bottom) VME crate controller MVME3100, which is also the VME master in the Double Chooz
VME setup - connectors from right to left: ethernet (RJ45), serial port (RJ45), USB, eSATA.
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inch. But backplanes with less slots are also in use. The VME crates used for the Double
Chooz DAQ are 6U high and have 21 slots.
The basic capabilities of VMEbus have been expanded by new specifications and extensions:
VME64, VME64x and VME320. With each specification the bandwidth increased from orig-
inally 40 Mbyte/sec to 320 Mbyte/sec and beyond. The specifications are downward com-
patible, so that it is possible to use a VME64 compatible module in a VME64x compatible
VME backplane. With the VME320 a new bus transfer was defined: 2eSST for two edge
source-synchronous transfer, which provides a bandwidth of 320 Mbyte/sec.
This 2eSST -transfer will be used by the DAQ to read out the VME modules with maximal
bandwidth. The Trigger System, in contrast has modest requirements as far as bandwidth
are concerned, therefore it is VME64-compatible. Both systems will be operated in identical
VME64x-compatible crates.
To summarize: The VMEbus is essential to the VME modules, since the Trigger Boards,
the Trigger Master Board and also the Waveform Digitizers are configured via various VME
registers at run start. The DAQ and Trigger System data are readout from the boards via
VME.
4.2 Overview
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Figure 4.2: Schematic view of the electronics and the νDAQ system of the Inner Detector and
Inner Veto. (16:1) refers to the fact, that the Trigger System sees sum signals of 16 PMTs per input
channel, (1:1) stands for 1 PMT per channel. Abbreviations: FE: frontend board, HV: high voltage,
PMT: photomultiplier tube, WFD: waveform digitizer, Data Reducer: → sec. 4.6.2
Near and Far Detector will have independent and identical electronics, Trigger Systems and
DAQs. From the electronics point of view, each detector consists of Inner Detector PMTs,
Inner Veto PMTs and the Outer Veto. These subdetectors are read out by three DAQ systems:
The νDAQ, the µDAQ and the Outer Veto DAQ. The νDAQ receives the Inner Detector and
Inner Veto PMTs signals, its data will be used to record the ν-events. The µDAQ consists
of dedicated modules, which receive attenuated Inner Detector PMT signals only, thereby
extending the dynamic range of the νDAQ towards higher energies. The Outer Veto finally,
reads out modules consisting of scintillator strips as described in section 3.5 on page 19.
In the following the νDAQ is described in detail (→ fig. 4.2). The various electronic and logic
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components are presented starting with the PMT signals, until the data are stored on disk.
The Muon Electronics/ µDAQ, which is not (yet) part of the νDAQ, is described in section
4.7. If not stated otherwise, the descriptions refer to the electronics and DAQ of one detector.
4.3 PMTs and HV splitter
The energy depositions in the Inner Detector (Inner Veto) are observed by 390 PMTs (78
PMTs). In order to minimize dead volume in the detector each PMT has only one cable for
signal and high voltage (HV). The decoupling of the AC signal from the HV is done in the
HV splitter. Noise, coherent across many channels, is especially dangerous for a trigger
which analogically sums signals across many channels. Such coherent noise could be picked
up from HV power supplies, for example. Hence splitters will provide filtering of the HV line
to reduce low-frequency and pick-up noise that comes from the HV power supplies.
4.4 Frontend Electronics
Up to 8 PMTs are connected to a Frontend (FE) Board, which is a standard NIM module in
its latest design. The signal of each individual PMT goes to the Waveform Digitizers (WFD)
(see the 1:1-line in fig. 4.2). The input signals to the WFDs are amplified to a gain of 30
mV/p.e.4 and compensated for HV capacitive coupling (”baseline restoration“) [43].
Analog Sum Signal
For the Inner Detector signals all channels on one FE board are summed up, forming an
analog sum signal of 8 PMTs. In order to further reduce the number of channels to the
Trigger System, the output signals of two FE boards are summed up analogically to form the
sum of 16 PMTs. The sum signal from the FE board has negative amplitude and is stretched
and shaped in such a way, that the pulse height is proportional to the number of p.e. in 8
PMTs (instead of the pulse integral). The time constant (50 to 100 ns) of the stretcher is
determined by a socketed (changeable) fixed delay line chip. For the Inner Veto signals the
number of PMTs is smaller and trigger conditions are different. Between 3 and 6 PMTs are
connected to one FE Board (→ sec. 6.2.1 on page 52).
4.5 Trigger and Timing System
A two-stage trigger system is foreseen. The level-1 trigger is realized in hardware and its
decision is based on the analog signals from the detector, which are discriminated and then
analyzed in FPGAs5. A positive level-1 decision triggers the readout of the detector. All
triggered events are written to disk, only the amount of data varies with the event type.
This decision is taken by a software algorithm, called Data Reducer (or Level-2 Trigger,
→ sec. 4.6.2).
The Level-1 Trigger System consists of several modules, which receive analog sum signals
of groups of PMTs as input. The input signals are discriminated and a preliminary event
4photoelectrons
5Field-Programmable Gate Arrays
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classification is done. This classification is provided to the DAQ as a global Triggerword
(→ sec. 6.3). Along with the Trigger and the 32-bit Triggerword an Event Number is fanned
out to the DAQ. The ”Timing“ in Level-1 Trigger and Timing System refers to the fact, that
it provides the 62.5 MHz System Clock (16 ns period) to all DAQs as well as an absolute
timestamp (→ sec. 5.2.2).
4.6 DAQ, WFD and mass storage
4.6.1 Readout model
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Figure 4.3: The readout of a VME slave (either a WFD or e.g. a TB) is done in two major steps:
First via VME bus into the crate controller (see also fig. 4.1 on page 29). There the data can be
processed further, e.g. by the Data Reducer, before being requested event-wise by the Event Builder
Process (EBP). After the EBP there is a series of further processes (”(...)“ in the figure), before the
data is stored to disk.
Figure 4.3 shows a sketch of the readout of the Waveform Digitizers and the Trigger System
until the Event Builder Process (EBP). After the EBP there are various steps and processes
until mass storage, that are not discussed here, since these are DAQ processes, which do not
modify the data content anymore. All data modification and reduction is done before the
EBP, there is no additional Trigger Level after the Data Reducer.
There are five VME64x crates in total, one for the Trigger System, one for the Waveform
Digitizers of the Inner Veto (IV) and three crates for the WFDs of the Inner Detector6 (ID).
Each crate has a VME crate controller in slot 1, which is also the VME master. The trigger
crate has several modules as VME slaves, whereas in the four other crates the WFDs are the
VME slaves.
There is a single standalone PC, which runs the Event Builder Process, among other things.
The Crate Controllers and the PC are interconnected through a 1GB/s Ethernet network and
the PC acts as a boot and disk server for the Controllers, which are disk-less.
6Three crates are enough for the 390 Inner Detector PMTs since each VME crate provides space for up to
18 WFDs a` 8 channels.
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VME Crate Controller
Crate controllers will be used, which are capable of the most recent high bandwidth VME
transactions, either MVME6100 or MVME3100 from Motorola Computer Group [42]. These
controllers are PowerPCs (PPC) running Debian Linux, kernel version7 2.6.20.19.
Each crate controller in a WFD crate is in charge of reading the digitizers in its own VME
crate, performing the Data Reducer algorithm, formatting the data and transferring them
to the Event Builder Process. The EBP controls the operations of the crate controllers and
assembles the events. After a sequence of further steps the data is written to mass storage.
For the VME crate controller various names can be found in literature and documentation
for the same thing. See in the glossary B.3 on page 157 under ”VME crate controller” for a
list.
Readout in Two Steps
During a run, data become available in the memories (FIFOs) of the WFDs, which are then
read out by the VME master into the memory of the crate controller (step 1). In case of the
ID and IV crates a dedicated software algorithm, the Data Reducer (→ sec. 4.6.2), decides
on the amount of data to be read from the WFDs’ memories and processes it further in its
own memory, performing for example basic data consistency checks. On request by the Event
Builder Process the data of a given event are sent from the crate controllers to the EBP (step
2). The readout of Trigger Data is similar, even though a different algorithm is in charge,
which is described in section 8.6.4, after the Trigger Data has been described.
4.6.2 Data Reducer
The Data Reducer is a software algorithm running on each crate controller [44]. Its purpose
is to reduce the total data flow to a rate which can be handled by the data storage system,
i.e. 10-20 GB/day. All the events that have been triggered at Level-1 (L1) will be stored to
disk. A reduction is applied only to the amount of information stored for the different types
of events, according to the physics needs. For example for a neutrino event candidate full
information is stored, whereas reduced information is stored for muons passing only through
the Inner Veto. Generally speaking, the more interesting an event, the more data is stored.
Decisions on data reduction must be
• fast and
• consistent between different processors.
The decision will therefore be based only on information that can be read-out without reading
the full event:
• the 32 bit Triggerword, which classifies the event based on signals from the Inner De-
tector, the Inner Veto and external triggers,
• the timing of Level-1 events, e.g. the time distance of two events.
7kernel version as of October 2008
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The Data Reducer does some quick analysis of the raw data (e.g. pulse area, maximal ampli-
tude, time-over-threshold, etc.), checks the consistency of the data and prepares the data for
readout to the Event Builder Process. Alternative names have been used in the past to refer
to the same software algorithm, such as Level-2 Trigger or Online Filter.
4.6.3 Waveform Digitizer
Figure 4.4: The Waveform Digitizer CAEN VX1721. Only the digital Inputs related to the Trigger
System are marked and the 8 analog input channels, see [32] and [45].
The Waveform Digitizer (→ fig. 4.4) is commercially available as CAEN model VX1721 [45].
It has 8 channels, a resolution of 8 bits and time slices of 2 ns (500 MHz). This device, was
jointly developed by CAEN SpA8 and APC Paris.
It allows readout and digitization to occur simultaneously by the means of large on-board
memory and smart address management. It houses 8 analog input channels with a dynamic
range of 1000 mV. The input can be offset by up to 1000 mV, adjustable by VMEbus com-
mands.
Most logical operations of the board are clocked at 62.5 MHz (16 ns period). The digitization
subsystem stores 8 Flash ADC samples every 16 ns. The data is stored into and read from
the on-board memory by blocks of 64 bits representing a time window of 16 ns.
The memory is divided in 8 channels, and 1024 pages per channel (→ fig. 4.5). Each page
has a size of 1024 bytes, corresponding to 2048 ns of record length. (It is remarked here,
that while the size of the whole memory is fixed (1 MB), the number of pages is not, it is
a parameter in the WFD’s FPGA.) The board is continuously digitizing, writing to one of
these pages. On a trigger, it stops sampling in this page (”STOP-trigger“) and switches to
the next, where it continuous to digitize. Thus the data of one event or trigger is stored in
one page.
A handshake mechanism allows the VME master (= the crate controller) and the on-board
trigger logic to know which page is currently written and which pages are available for writing.
A simple algorithm in the VME master can operate the board like an event FIFO.
The V1721 is capable of VME Block transfers, including 2eSST9 which provides a theoretical
peak data flow of 320 MB/s [46]. The readout program typically reads not a complete page,
but only the so called Buffer Window, which contains the last 256 ns of an event. The time-
of-arrival distribution of photo electrons have been studied with Monte Carlo simulations and
8CAEN - Costruzioni Apparecchiature Elettroniche Nucleari, http://www.caen.it
9→ Glossary
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Figure 4.5: The memory on the WFD VX1721 is structured in 1024 pages per channel, with 1 kByte
of memory each.
The Write Index indicates the buffer currently in use to store flash-ADC data. It is incremented at
each trigger. The Read Index indicates the next page, to be read via VME. It is incremented at each
complete readout.
a Buffer Window of 256 ns has been found suitable for practically all events. The Trigger is
delayed with respect to the analog signals such that a pulse shape with approximately 56 ns
of baseline prior to the event and 200 ns for the signal is recorded.
Due to the System-Clock-asynchronous signals and the System-Clock-synchronous trigger,
the position of the pulse jitters in time relative to the trigger (→ sec. 7.1.4). Thus, if at least
56 ns of prior-baseline to all events is requested, then the actual prior-baseline for a given
event will lie between 56 and 56 + 32 ns.
Full Page Readout
A small calculation shows, that the VMEbus would allow to readout even full pages, instead
of 18th of a page, when using the 2eSST bus transfer. Assuming an averaged event rate of 100
Hz, 18 WFDs a` 8 channels in a standard VME64x crate and 1kByte per page one calculates
a continuous data rate of 14.4 MB/s on the VME backplane. There is a safety margin to the
theoretically achievable 320 MB/s maximum rate, however it has to be tested, whether an
averaged readout of about 16 MB/s is achievable. The full page readout becomes even more
viable, if it is performed only on a certain class of events, which occurs at a smaller rate.
Ideas to exploit this have been presented [47].
Digital Input
Each WFD has digital inputs (→ figures 4.4 and 4.2 on page 30) to receive signals from the
Level 1 Trigger and Timing System: Trigger, System Clock and a 16-bit connector expecting
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LVDS input. For all other connectors see [32]. The 16-bit LVDS connectors of four WFDs are
used, to receive the 32-bit Triggerword and Event Number (32-bit). Triggerword and Event
Number are only needed by the Data Reducer and hence once per VME crate, whereas Clock
and Trigger are received by every WFD.
Potential Application
In total there are about 60 WFD boards, out of which 16 PCB connectors are used for Event
Number and Triggerword. Thus there are at least 40 connectors free, corresponding to 640
bits.
These could be used, to save any event-wise data either in a separate data-stream or along
with WFD data. Calibration systems might have the need to save event-wise data.
Trigger Rates
The maximal trigger rate, which can be sustained by the νDAQ, is difficult to estimate, since
it is limited by the slowest component in the readout chain. However an educated guess
expects, that a trigger rate of the order of 1 kHz, should be achievable [48, 49]. A look at the
expected event rates in the detector (→ appendix A.1 on page 137) shows that the constraints
are less challenging for Phase I of the experiment, since the Far Detector will have a smaller
event rate from muons.
Dynamic Range
Also related to the input signals is the discussion of dynamic ranges. The Waveform Digitizers
have a full range of 0V to 1V10 and a resolution of 8 bit, which corresponds to 4 mV/count.
The Frontend Electronics will provide a gain of 30 mV/p.e. to the WFDs11 in order to have
the resolution in the low-energy range (around 1 MeV) [43]. The photo electron yield of the
combined scintillator-PMT-system is 180 p.e./MeV. The visible energy of the positron and
neutron from neutrino events ranges between 1 and approx. 10 MeV and so 180 to 1800 p.e.
are seen by 390 PMTs. Thus for neutrino events each Waveform Digitizer will see no, one or
only a few photo electrons.
The required resolution in the low energy range has consequences for big energy depositions.
If all p.e. were to arrive at the same time, the full range of the WFD would be reached
at 33 photo electrons. An educated guess suggests, that the full range is reached if 40 p.e.
arrive with a realistic time spread. 40 p.e. × 390 PMTs corresponds to an energy deposition
of about 85 MeV in the Inner Target and γ-Catcher. Above these energies, only the time
”above full range“ and the tail of the pulses can give an estimate of the muon energy. It is
remarked here, that the PMTs are still in their linear regime of operation and will stay there
for several hundred photo-electrons.
10The input signal range could also be -1V to 0V
11This output has to be distinguished from the FE output to the Trigger System. To the Trigger System
the gain will be 5 mV/p.e. (→ sec. 7.3.6 on page 83)
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4.7 Muon Electronics and µDAQ
The limited dynamic range of the νDAQ is extended on the Frontend Electronics which
provides an attenuated (”low gain“) output of each PMT. The attenuation factor with respect
to the normal (”high gain“) output is between 5 and 10 and so the energy range is increased
to 420 or 850 MeV. These signals are received by the µDAQ, which consists of a dedicated
readout system and a custom-designed Muon Electronics12, using TDCs and 100-MHz
ADCs. See [50, 32] for details. The interface between µDAQ and Trigger System follows the
νDAQ-Trigger System-interface, apart from minor details, see 8.5 on page 94 or [51]).
12another name for the same electronics, used for example in the Double Chooz TDR, is Muon Shower
Monitor.
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Chapter 5
Level-1 Trigger and Timing System
In this chapter first an overview of the Level-1 Trigger and Timing System is given, then
the concepts and ideas behind it are presented. The next chapter is dedicated to the Trigger
Conditions for the Inner Detector and the Inner Veto. In chapters 7 on page 57 and 8 on
page 85 a detailed description of the main modules of the Level-1 Trigger and Timing System
is given in one chapter each: The Trigger Board and Trigger Master Board .
5.1 Trigger Overview
The Level-1 Trigger System itself is again a two-level system, consisting of three Trigger
Boards (TB) as a first level and one Trigger Master Board (TMB) as the second. The Inner
Detector PMTs are connected to two Trigger Boards (TB A and TB B) and the Inner Veto
PMTs are plugged into a third one (TB V). The subdivision among Trigger Board A and B
is done such that an A-PMT is surrounded by B-PMTs and vice versa. This guarantees, that
TB A and B observe the same volume, which introduces redundancy into the system.
The redundancy serves (at least) two purposes. The trigger efficiency can be determined
offline, together with the data from the Waveform Digitizers. The fact that the two boards
should behave identically apart from statistical fluctuations allows to cross check the Trigger
System and to uncover problems by comparing the trigger rates of board A and B at various
stages. For the grouping of the PMTs in the Inner Detector (Inner Veto) see section 6.1.1 on
page 47 (section 6.2.1).
On each Trigger Board the input signals are discriminated and synchronized to the System
Clock. A preliminary event classification (up to 8 bit) is done by applying a trigger logic
inside the FPGA. This preliminary event classification is made available to the TMB. On the
Trigger Master Board mainly a global Triggerword (→ sec. 6.3) is combined from the output
of the Trigger Boards, the Fixed Rate Trigger, the Outer Veto and External Triggers. The
trigger decision is formed as a logic ’OR’ of all triggers in the Triggerword. Along with the
Trigger and the 32-bit Triggerword an Event Number is distributed to the νDAQ via cables.
The Trigger Master Board is the interface to the three DAQ systems (νDAQ, µDAQ and
Outer Veto), i. e. the output of the Trigger System in terms of signals is distributed from
the Trigger Master Board.
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Figure 5.1: Schematic view of the Level-1 Trigger and Timing System (see also fig. 4.2) including the
Fan-Out modules to distribute the signals to the νDAQ. The interfaces to the µDAQ and the Outer
Veto are not included here. Not all I/O signals of the Trigger System are shown, they are described
together with every module (→ chapters 7 and 8). All trigger-related boards have a VME interface.
NIM and LVDS are signal formats (→ Glossary).
40
Chapter 5. Level-1 Trigger and Timing System 5.1. Trigger Overview
Figure 5.2: The sum signal is compared with four different, programmable discriminators. These
thresholds are particularly important for the Inner Detector trigger logic .
Trigger
There are 18 analog input channels on each Trigger Board, to which the outputs of the FE
electronics are connected. These 18 analog channels are summed together analogically inside
the TB to provide a sum signal1.
Each of the 18 individual input channels is discriminated on two different, programmable
thresholds. The sum signal is compared with four discriminators. Thus the total number of
channels into the FPGA is 40. For the Inner Detector, the main observable is the total sum
signal, which is proportional to the energy deposited in the detector. The four thresholds
give a preliminary event classification (→ fig. 5.2). A multiplicity-condition is required to be
fulfilled simultaneously as a protection of the trigger against hot PMTs, but without rejecting
physics events, see 6.1.3.
The input to the Inner Veto Trigger Board are sum signals of a few PMTs, between 3 and 6
PMTs per channel. Also inside the Inner Veto Trigger Board, an analog sum signal is done
from all input channels, which is compared with 4 discriminators and each input channel is
compared with two thresholds.
The Inner Veto is used to tag and (roughly) classify muons and to tag fast neutrons. It
has been argued before (→ sec. 3.5) that in the Inner Veto the total sum is not a powerful
observable anymore, instead one is interested to identify hit patterns of muons thereby clas-
sifying the muons. This is reflected in the trigger logic, the number of channels involved and
the thresholds. The Trigger Conditions of both the Inner Veto and the Inner Detector are
described in chapter 6.
1In the TDR it is assumed, that the total sum signal is done outside the Trigger Board and fed into the
Trigger Board as an additional channel. However it is foreseen to do the analog sum on the Trigger Board.
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5.2 Timing
5.2.1 System Clock
The Level-1 Trigger and Timing System provides a 62.5 MHz clock (16 ns period) to the
whole detector electronics, including the Outer Veto and the Muon Electronics. For this
purpose each Trigger module (TBs, TMB, Absolute Time Unit) has an internal free running
oscillator, from which the System Clock can be distributed. Thus in principle every module
could provide the System Clock, and it will be distributed via Fan-Outs to all three DAQs
from the Trigger Master Board’s oscillator (→ sec. 8.7.2 on page 97). Switching between
internal and external clock on the Trigger modules is done via a VME register.
5.2.2 Absolute Time Unit
(ATU)Unit
VME
GPS
Absolute Time
Trigger
Clock Absolute Time
Figure 5.3: Absolute Time Unit with GPS receiver. The absolute time is distributed along with
every trigger via cable, but also stored in a FIFO, thereby the absolute time is available via VME.
The Absolute Time Unit (ATU) is a separate VME module, that is equipped with a GPS2
receiver (→ fig. 5.3, [52]). Along with the GPS signal a very precise absolute time is broadcast,
which is received by the GPS unit on the ATU (approx. 100 ns [53]).
The ATU will then provide the System Clock instead of the TMB (and the TMB will receive
it as an external clock) . The ATU receives the Trigger from the TMB and it has an internal
counter, which serves as an event counter. Equivalent counters exist in the Trigger Boards.
This internal counter is then saved along with the absolute timestamp to an internal FIFO
(memory). The absolute time can be read from the ATU via VME and is added to the data of
the TBs and TMB on the Crate Controller. Additionally the absolute time is made available
via cable, and could thereby be distributed to the Waveform Digitizers. Thus there are two
alternatives to store an absolute timestamp along with each event. The ATU can either run
with internal clock, which can also be distributed via fan-outs, or with external clock. For
further details see [54].
Physics Applications
Chooz B is a commercial power plant, whose reactor power is adapted to market needs. With
fluctuations in reactor power the neutrino flux varies as well. Therefore it is necessary to store
the absolute time along with the detected neutrino rates in both Near and Far Detector. The
variations of the reactor power are rather slow, at the order of minutes. Hence an alternative
2Global Positioning System
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would be to synchronize to internet-based NTP3-servers, with which a precision of O(10)
milliseconds is reachable, according to [55].
A potential application of the high precision absolute timestamp, provided by a GPS-clock,
is the detection of neutrinos from super nova explosions and the correlation of the Double
Chooz signal with other neutrino detectors and optical telescopes, e.g. in the context of a
global campaign, such as SNEWS4 [56]. This subject has been studied in a diploma thesis at
RWTH Aachen [57].
5.3 Concepts
The Level-1 Trigger and Timing System has to provide a highly efficient trigger for neutrino
events as well as for several types of background events. The trigger has to be reliable, i.e.
trigger failures must be rare and easily detectable, no triggers may be lost and the trigger
efficiency must be measurable with sub-percent precision.
To guarantee the reliability (a) extensive testing has been done, especially on the Analog Part
of the Trigger Board (→ chapter 9) and (b) redundancy has been introduced into the system.
5.3.1 Redundancy
The advantages of the usage of two Trigger Boards, observing the same volume, in terms
of failure robustness and the possibility to measure the trigger efficiency directly have been
mentioned above. The question, how this ”two TB“-scheme affects the trigger efficiency
was studied with Monte Carlo simulations [27, 58]. Naively a loss in trigger efficiency can
be expected since a trigger based on only one half of the PMTs has worse resolution (the
resolution is ∝ 1/√N, where N is the number of p.e.). But instead of one trigger the OR
of two trigger decisions, both based on half the PMTs (variant X), is compared with the
efficiency of a trigger decision, based on all PMTs (variant Y). According to that study the
trigger efficiency curve of variant X has a smaller threshold (at 50% efficiency), but a slightly
worse resolution than variant Y. The σ of variant X and Y is of the order of 50 keV and the
relative difference is about 10% for simulated gammas from a 137Cs calibration source with
an energy of 660 keV [27, 58]. Overall it was concluded, that variant X has a comparable
trigger efficiency with the advantage of redundancy and is therefore the chosen solution.
5.3.2 Trigger Efficiency
The subdivision into two Trigger Boards A and B (variant X), together with the Waveform
Digitizer data allows to determine offline the trigger efficiency of the two boards. For the
Inner Detector the trigger efficiency of the energy thresholds is of primary interest and so the
trigger efficiency is studied depending on the energy. If the triggers from Trigger Boards A
and B are uncorrelated, then it holds
PA∧B(Ei) = PA(Ei) · PB(Ei), (5.1)
where PA(Ei) is the probability of an event to be triggered by TB A in a given energy bin Ei,
accordingly PA∧B(Ei) and PB(Ei). Thus the trigger efficiency of TB B is simply
PA∧B(Ei)
PA(Ei)
.
3Network Time Protocol, → glossary
4SNEWS - Super Nova Early Warning System
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Figure 5.4: A toy experiment with Waveform Digitizers and two Trigger Boards has been done. On
the left the measured trigger efficiency curves are plotted versus the Pulse Integral (PI), as it has been
recorded by the WFDs. One curve contains all events that were triggered by TB A, in the second
events are shown, which were triggered by both TB A and B. From these two efficiencies the Trigger
Efficiency of TB B can be calculated bin-wise (right) and can be compared to measured data and
Monte Carlo simulations. The calculation has been done under the assumption, that there are no
correlations between triggers from TB A and TB B .
The calculated trigger efficiency can then be compared to the actually measured and simulated
efficiency curve of TB B as a function of the event energy respectively the pulse integral. This
is illustrated in figure 5.4, with toy trigger efficiency curves of TB A and the curve of both
trigger boards (left) and the efficiency curve of TB B (right), which was calculated assuming
no correlations.
In case the triggers of A and B are correlated, these correlations can be studied with Monte
Carlo simulations and are then taken into account in equation 5.1. For the Inner Detector
Trigger Boards A and B a strong correlation can be expected, since both Trigger Boards
observe the same volume. There are also other methods foreseen to determine the trigger
efficiency, see [58] for details.
Since the WFDs record their data in WFD-counts5, the gain ”energies (in MeV) to WFD-
counts“ and the gain ”photoelectrons to WFD-counts” have to be calibrated.
5.3.3 Flexibility
The flexibility in the Trigger Board and Trigger Master Board is a direct consequence of the
programmability and reprogrammability of the FPGA. If one wants to change the function-
ality one reprograms the firmware inside the FPGA. (In the Trigger Board the discriminator
thresholds offer additional freedom.)
This reprogramability allows to use the same Trigger Board for different subdetectors, such
as the Inner Detector and Inner Veto, without a change in hardware, just different logic is
enabled inside the FPGA. And it makes it possible to start with a simple Triggering and
Monitoring scheme and to easily incorporate new ideas. During the development and testing
of the Trigger System, many aspects of the firmware have evolved. Features have been added,
bugs fixed (and new bugs have been introduced).
5The WFDs have a 8-bit resolution for 1V of input voltage range: 4 mV/WFD-count
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It should be noted though, that not every change in Trigger Logic requires a change of
firmware. E.g. the multiplicity threshold (= the number of active channels required) can
be configured via a VME register, which in turn is set by a program running on the VME
controller.
5.3.4 Spaciousness
The Trigger System has been equipped with extra connectors, an FPGA, that is over-
dimensioned in ”logic space“, among other things. This with the experience from previous
hardware development projects in mind, that on every project there are as yet unthought
possibilities and useful ideas, and then the existing hardware shouldn’t be the limitation,
when trying to implement them. This fact has already payed off. At the time the Trigger
System was designed, the Outer Veto DAQ and the νDAQ were foreseen to be completely
independent and the data-sets would be joined by matching muons that passed both the Inner
Detector and the Outer Veto. In a recent6 effort the νDAQ and the Outer Veto DAQ are now
closely integrated already at the online-level. This requires the exchange of several signals
(→ sec. 8.4) between the Level-1 Trigger System and the Outer Veto.
On the TMB there are free connectors for additional external triggers. These could be used for
additional calibration sources, for example. There is a free connector on the TMB, to receive
signals from an additional (fourth) Trigger Board. This can be understood as an invitation
to readers within the Double Chooz Collaboration and outside to think of new ways to use
the Trigger System or components.
Also the VME readout is not at its limit. Therefore one does not have to use the latest
2eSST7 block transfers, but one can stick to the basic read, write, and block read functions,
that are well understood and well tested. The VME controller is copiously equipped with
memory (256 MB in case of the MVME3100), for the tasks and calculations it has to do.
5.3.5 Trigger Data
Another important ingredient of the Trigger System (TS) is the recording of data at various
steps of the trigger generation, which will be stored into the νDAQ-data-stream. If there was
no Trigger Data read-out from the TS, the only information on the Level-1 Trigger in the
offline data would be the time of arrival of the individual triggers and the Triggerword, since
it is sent to the νDAQ and stored there with each event. Errors, which might occur seldom
and subtly, can only be identified, if the Trigger Data is saved to disk along with each event.
The Trigger Data will be used to prove that the Level-1 Trigger and Timing System works
reliably.
Both the Trigger Boards and the Trigger Master Board provide data, which are described in
the sections of their respective chapters (→ sec. 7.1.5 and sec. 8.6).
6October 2008
7two edge source synchronous transfer, → glossary
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Chapter 6
Trigger Conditions
In this chapter initial Level-1 Trigger Logic and Trigger Conditions are presented. They are
derived from and motivated by detailed Monte Carlo simulations. Details and background
information can be found in [58].
At first the trigger conditions for the Inner Detector1, then the Inner Veto conditions are
described. Thereafter the Triggerword is presented, which is distributed to the DAQ with
every Trigger and which is an important ingredient for the algorithms of the Data Reducer
(Level-2 Trigger, → sec. 4.6.2).
6.1 Inner Detector
The Inner Detector PMTs are subdivided into two groups, where one half (195 PMTs) is
connected to Trigger Board A, the other to Trigger Board B. The PMTs are plugged into FE
boards, where the analog sum signal of 16 PMTs is built and provided as an input signal to
the Trigger Board. This results in 12 input channels per Trigger Board plus 6 PMTs, which
are connected to their own FE board. The further treatment of the 6 PMTs, that are left
over from the grouping into FE boards, is described in [58], they are ignored in the following
for simplicity.
6.1.1 Grouping Scheme
There are some degrees of freedom, how PMTs are grouped into different Frontend Board
and which FE output signal should be connected to which Trigger Board. It is noted here,
that this grouping is specific to the Trigger System and has no impact on the input signals
of the DAQ, since in case of the DAQ each PMT is connected to one WFD channel. The
influence of different grouping scenarios on the trigger efficiency has also been studied in
Monte Carlo simulations [58]. An “interlaced“ solution has been found to be optimal as far
as redundancy and position dependency of the event are concerned. ”Interlaced” means that
each A-PMT (being connected to Trigger Board A) is surrounded by B-PMTs and vice versa.
Hence both A- and B-PMTs observe the same volume. Within this constraint, the grouping
into FE-boards is nearly arbitrary, the effect on the trigger efficiency is approximately the
same for different scenarios, such as vertical or horizontal slices. Hence the Inner Detector
1Inner Detector volumes: Inner Target, γ-Catcher, Buffer
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Figure 6.1: (top) The PMTs are subdivided among two Trigger Boards A and B (black rectangles
respectively rings). The A- and B-PMTs observe the same volume and they are “interlaced”, meaning
that each A-PMT is surrounded by B-PMTs and vice versa. (bottom) All PMTs are associated with
12 sectors (6 top, 6 bottom), with 16 A - and 16 B-PMTs (black rectangles respectively red/ dark-gray
rectangles) per sector. One such sector is highlighted in the bottom subfigure. The PMTs of one sector
are connected to two FE boards (one A, one B).
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is divided in 12 segments, 6 at the top and 6 at the bottom and each segment contains 32
PMTs, 16 A- and B-PMTs (→ fig. 6.1 (bottom)).
6.1.2 Sum
The sum-signal on one Trigger Board is the analog sum of all input channels (195 PMTs).
These 195 PMTs observe the complete Inner Detector, so the sum-signal is proportional to
the energy deposition in the Inner Detector. The amplitude of the sum-signal is compared
with four thresholds (→ fig. 6.2). Sorted by energy, there is a Prescaled -, Low -, High- and
Very-High-threshold.
Figure 6.2: The sum signal is compared with four different, programmable discriminators.
The Low-Threshold is the most critical threshold of the experiment, since it is relevant for
the measurement of the neutrino’s positron. It is aimed for, to have it at 0.5 MeV, which is
well below the minimal positron-annihilation-energy of 1.022 MeV, since the energy resolution
of the scintillator + PMTs is better than 10%√
E(MeV)
. At the Data Reducer each coincidence
of two energy depositions above the Low -Threshold is considered a neutrino-candidate for
which the maximum amount of WFD data is read out.
The Prescaled-Threshold is smaller than the Low -Threshold. In order to be able to sustain
the rate from this trigger, it is scaled by a factor n, which is still to be determined. In other
words, only on every n-th event a trigger is fired. It allows to measure the trigger efficiency of
the Low -Threshold, and it can be used - in dedicated runs - to study more closely the signal
and noise below the Low -Threshold.
The High-Threshold is used only to readout more detailed information for single neutrons,
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that are captured on Gadolinium. (It is not a necessary condition for a neutrino-event [44].)
In order to be well below the average energy of 8 MeV, the High-Threshold will be around
5 MeV or below. In [44] the idea is mentioned to use the High-Threshold to trigger 12B and
use its spectrum as an in-situ calibration source. To facilitate this a threshold of 4 MeV is
under consideration [59].
The Very-High-Threshold or muon-like threshold finally is set to 50 MeV and no particles
other than muons will deposit 50 MeV and more in the Inner Detector, therefore its name.
According to a rule of thumb on the energy deposition of minimal ionizing particles, 50
MeV correspond to a path length of merely 25 cm through the scintillator. Thus typical
muons will deposit (significantly) more energy, as they have longer path lengths through
the scintillator. This threshold determines, together with the Low -Threshold, the dynamic
range of the Trigger System and hence also the gain (in mV/p.e.) of the output signals
of the Frontend Electronics. The analog electronics on the Trigger Board has to be taken
into account as well, and therefore the gains are discussed in that context (→ sec. 7.3.6 on
page 83).
Potential Application
A fourth TB could receive attenuated sum signals from the FE-electronics2, to form an atten-
uated sum signal inside the Trigger Board with an attenuation factor of 5 to 10 with respect
to the “normal” sum-signal. This attenuated sum signal is then discriminated against one
energy threshold, that would lie between 250 and 500 MeV. This would allow to increase the
dynamic range of the Trigger System and to readout different amounts of data, depending on
whether the muon deposited more or less energy than this new threshold. It has been argued
before (→ sec. 3.8 on page 24), that muons with high energy depositions are more likely to
produce dangerous backgrounds and so one could store more data for these more interesting
muons.
6.1.3 Group-Multiplicity
After the total sum signal and their four thresholds, the individual channels are discussed.
Each sum-signal of 16 PMTs, that is arriving from one FE board, is compared with two
threshold X and Y (→ fig. 6.3). The number of channels above threshold X (Y) is called
multiplicity NX (NY ). Since there are 12 input channels to the TB, the multiplicity NX is a
number between 0 and 12. The same is true for NY . A Boolean multiplicity-condition requires
the multiplicity to be bigger than or equal to a multiplicity parameter MX , respectively MY .
It is remarked here, that thresholds X and Y are discriminator thresholds, whereas MX and
MY are digital values inside the FPGA, all of which can be set via VME.
In case of the Inner Detector only the multiplicity NX is part of the Trigger Condition, the
other multiplicity is free3.
Initially the threshold X is a few p.e. for the sum-signal of 16 PMTs, they are chosen the
same for all channels. The required number of simultaneously active channels is 2 (MX = 2).
The multiplicity-condition protects the Trigger from individual sparking PMTs, which affects
2An attenuated sum-output has been considered for the Frontend-Electronics, October 08.
3In another scenario, NY is used together with muon events. Both scenarios will be tested during the
commissioning phase.
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Figure 6.3: Each analog input channel is discriminated against two independent thresholds X and Y.
If the number of active X-channels (Y-channels) is bigger than or equal to a number MX (MY ), then
the respective multiplicity condition is TRUE. The group energy threshold is given in photoelectrons
(p.e.).
the sum-signal, but only one group of PMTs. On the other hand it shall not cut away physics
events, i.e. positrons close to 1 MeV, therefore low discriminator thresholds are chosen.
6.1.4 Trigger Condition and TB Out
The output of the Trigger Board “TB Out“ consists of 8 signal lines, of which only 4 bits are
actually in use4. These 4 bits are included into the Triggerword without further modifications
on the TMB. If there has been a Trigger, the 8 bits are stored in the so called TB Triggerword,
which is part of the event-wise Trigger Data. The trigger conditions in the Inner Detector
are mainly based on the energy, that was deposited in the detector, with the additional
requirement on the group-multiplicity. Therefore the 8-bit TB Out contains the four bits of
the four energy thresholds: very-high (v), high (h), low (l), prescaled (p).
xxxx4 vhlp0, (6.1)
where an x represents a free bit and the number in superscript is the index of the bit.
The low-bit is set in TB Out, if
(MultiplicityX ≥ MX) AND ( total sum-signal > Low-Threshold ), (6.2)
where MX is 2. Correspondingly the other bits are set if the total sum-signal is above the
respective threshold. The multiplicity-condition is the same for all energies.
6.2 Inner Veto
As a reminder, the Inner Veto’s two main tasks are to tag cosmic ray (atmospheric) muons with
a very high efficiency and to identify fast neutrons as good as possible, which are secondaries
4as of September 2008
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of primary muons, that interacted in the ambient rock of the detector. A scheme has been
proposed [60, 58] to do a classification of muons, already at Level-1 Trigger level, thereby
allowing the Data Reducer to control the amount of data to be read out more precisely.
This algorithm is presented below, while details and further information can be found in the
references given.
6.2.1 Grouping Scheme
Figure 6.4: The Inner Veto is cut open and spread out such that one ”stands outside the detector“.
Thus the symbol  indicates a PMT facing outwards, away from the detectors central axis, the symbol
⊗ represents an inward looking PMT. Arrows also represent a PMT and point into the direction of
the PMT’s field of view. The 78 Inner Veto PMTs are lined up on five rings. For the Trigger Logic
they form groups between 3 and 6 PMTs, each group is assigned to a region. It can be noted, that
the number of PMTs in the bottom part of the Inner Veto is higher. See also table 6.1 or figure 3.5
on page 18.
The 78 Inner Veto PMTs are connected to one Trigger Board. All 18 channels of the Trigger
Board are used, so that there are about 4 PMTs per channel on average. Physically the PMTs
are lined up on five rings, but for the trigger logic they are subdivided in regions: (inner)
top, top, lateral, down, bottom (→ fig. 6.4). The symmetry of the detector is exploited, which
results in 6 groups of PMTs for the down and lateral region and four groups for the top region.
The Inner Top and the Bottom regions consist of only one group of 6 PMTs. The detailed
list is given in table 6.1.
6.2.2 Muon Classification
Simulations show, that the energy resolution of the Inner Veto is around 50 to 80 p.e./MeV,
which is lower than for the Inner Detector. This is due to the fact that the Inner Veto is filled
with a different liquid scintillator and uses different PMTs. Furthermore the occupancy with
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Table 6.1: There are 5 regions, which have a variable number of groups, which again has a varying
number of PMTs. One group is one channel of the IV Trigger Board. The regions are not identical
with the rings (→ fig. 6.4).
Region # Groups Channel PMTs/Group Ring
(Inner) Top 1 18 6 0
Top 4 14 to 17 3 0,1
Lateral 6 8 to 13 5 1,2,3
Down 6 2 to 7 4 3,4
Bottom 1 1 6 4
PMTs is only 0.6%5, which is only partly compensated for by coating the Inner Veto surfaces
with foil of higher reflectivity than stainless steel.
The number of p.e. is strongly dependent on the path that the particle takes inside the Inner
Veto, which is only 50-cm thick and energy depositions in one corner of the detector are partly
”shielded“ by the Buffer vessel. In summary the number of photo electrons is only roughly
proportional to the deposited energy, in contrast to the Inner Detector and this is reflected
in the trigger conditions: The energy threshold is less important and a so called Topology-
condition is introduced, which combines groups from different regions to do a coarse muon
classification.
Figure 6.5: Three types of muons can be distinguished online: passing, crossing and stopping muons.
Three types of muons can be distinguished online (→ fig. 6.5): Passing Muons, which pass
by the Inner Detector (ID). Crossing Muons enter and exit the ID and Stopping Muons enter
5In the Inner Detector the PMT coverage is 13% (→ sec. 3.5).
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and stop inside the ID. Muons crossing the Buffer (”Buffer” muons) have also been studied,
they are reconstructed as one of the three other types of muons [58].
Trigger Conditions
Passing : EID ∧ EIV (6.3)
Crossing : EID ∧ EIV ∧ Topology (6.4)
Stopping : EID ∧ EIV ∧ Topology, (6.5)
where Topology = ( > 3 groups Lateral ) ∨ ( All groups Down ) ∨ ( Bottom ). EID is an
energy threshold of the Inner Detector and EIV an energy threshold in the Inner Veto.
The distinction between a Crossing or Stopping Muon on one hand and a Passing Muon on
the other is the energy deposition in the Inner Detector, thus this decision cannot be made
on the Inner Veto Trigger Board, but it is taken in the Trigger Master Board. The distinction
between a Crossing and Stopping Muon is the Topology-condition, which basically becomes
true if there has been a big energy deposition at the bottom of the detector. The three types
of muons are mutually exclusive by logic. The corresponding discriminator thresholds are
collected in table 6.2.
Table 6.2: The thresholds involved in the muon classification are listed in this table. The unit
p.e./PMT has to be multiplied by the number of PMTs in the group to get the actual group threshold
in p.e.A˙ccording to a useful rule of thumb, which suggests 2 MeV/cm for a minimal ionizing particle
through the scintillator, an energy deposition of 50 MeV corresponds to a path length of approx. 25
cm through the scintillator
Threshold Value Unit PMTs/Group
EID EHigh
EIV 50 MeV
Group (Lateral) 120 p.e./PMT 5
Group (Down) 96 p.e./PMT 4
Group (Bottom) 12 p.e./PMT 6
6.2.3 TB Out
There are only two signal lines related to muons in the TB Out of the Inner Veto, one for
a crossing and one for a stopping muon candidate. The term “muon candidate” wants to
emphasize that the Trigger Master Board does the final classification of the muons since the
distinction between passing and non-passing muon is made there. Along with the muon bits,
there is a dedicated bit for fast Neutrons. Finally there is a Prescaled bit, which can for
example be used to study the noise in the Inner Veto and which has to be scaled, otherwise
the rate would be unacceptably high. See [58] for details.
Again only four out of eight possible bits are used:
xxxx4 scnp0. (6.6)
The letters scnp stand for the stopping muon, crossing muon, fast neutrons and the prescaled
bit. On the Trigger Master Board the Passing bit is added as 5th bit.
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6.3 Triggerword
The 32-bit Triggerword is compiled on the Trigger Master Board from the various input
lines, as there are 3 TBs, External Triggers, Fixed-Rate Trigger, two Special Trigger bits
(“Follow-Up” and “Close-In-Time”) and an “Inhibit-Released“-Trigger. Nearly all bits are
included into the Triggerword “as is“, i.e. without further modifications. Only the Passing-
bit is activated, if the corresponding conditions are fulfilled, and the two Special Triggers are
generated (→ sec. 8.3.1 on page 89). If the Inhibit-signal is released, a trigger is fired, with
the corresponding bit activated in the Triggerword.
The trigger decision is formed as a logic ’OR’ of all trigger bits, that are active simultaneously.
The generation of a trigger, the concurrency requirement and timing constraints are described
in chapter 8 (→ sec. 8.3 on page 88) and in an internal note on the Triggerword [61].
Figure 6.6: An example Triggerword with explanation of the individual bits. An x again represents
a free bit. From [61].
6.4 Miscellaneous
What follows is a list of issues in no particular order, that are related to the trigger conditions,
but wouldn’t fit anywhere else.
Calibration
The thresholds on the Trigger Board have to be set in DAC counts. Thus for the energy
thresholds a calibration MeV-to-DAC-counts has to be done, for the group thresholds the
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calibration has to be done in p.e.-to-DAC-counts.
Event Rates
In the appendix A.1 on page 137 the rates of different events are listed for the Near and Far
Detector along with other important parameters, such as the overburden, and the distance
to the reactor cores. Since every event is stored, that is triggered by the Level-1 Trigger, the
overall trigger rate is determined by the Low -threshold (0.5 MeV) in the Inner Detector, the
rate of the Inner Veto and the rate of External Triggers.
Limitations
In the future there might be ideas, how the Level-1 Trigger could be improved. The FPGA
provides plenty of resources and extra functionality, so more complicated algorithms could
be run on both the TB or TMB. There are additional unused connectors, which provide
flexibility. But there are limitations. One limit are the 32 bits of the Triggerword. It would
be difficult to have more than 32 different Triggers without a significant change in hardware.
In the past, ideas have been discussed, which would have required to transfer more than
8 bit from Trigger Board to Trigger Master Board. In the end an equivalent solution was
found with less or equal 8 bits. However it is conceivable, that 16 bits of information are
transferred, by sending 2 8-bit words sequentially and to re-concatenate them on the Trigger
Master Board [53].
Threshold Increase
If a threshold is increased, the data volume written to disk can either increase or decrease.
This is illustrated with the Inner Detector Low -, High- and Very-High-Threshold.
If the Low -Threshold is increased, the overall amount of data will decrease, since the overall
Trigger Rate will decrease. On the other hand, the amount of data stored for Single Neutrons
(triggered by the High-Threshold) is higher than (or equal to) Single Muons [44]. Thus by
increasing the Very-High-Threshold, the rate of Neutron events will increase at the cost of
the rate of Muon events and as a consequence the overall amount of data stored will increase
as well.
18 input channels
A more ”natural“ number of input channels in binary systems would have been 16. But 18
input channels were necessary, because at the time, the Trigger Board was designed (year
2005), the Inner Detector had 534 8” PMTs instead of 390 10“ PMTs today. This implied
34 sum signals from the Frontend Electronics to the Trigger System. The 34 channels were
shared equally among the two Trigger Boards.
The number of channels on the Trigger Board has not been changed, some channels are simply
not used for the Inner Detector. In case of the Inner Veto TB however all 18 input channels
are connected.
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Trigger Board
At the beginning of this chapter the functionality of the Trigger Board is described. It is fully
implemented in the Digital Part. Next the electronic components (→ sec. 7.2 on page 72),
that comprise the Digital Part, are explained. Finally the Analog Part is discussed (→ sec. 7.3
on page 76).
7.1 Functionality
The Trigger Board (TB) has both an Analog and a Digital Part (→ fig. 7.1), carrying analog
(digital) signals. The discriminators mark the transition from analog to digital.
As it is shown in the schematics in fig. 7.2, there are 18 analog input channels, which pass
their signals through the Analog Part of the Trigger Board. Inside the Analog Part, each
channel is compared individually with 2 discriminators and all channels are combined to the
energy sum signal, which is compared with 4 discriminators. Thus the 18 analog channels
become 40 digital channels after the discriminators. The analog channels are labeled from 1
to 18, the digital channels are labeled in two ways (→ fig. 7.3). First they are indexed from 0
to 39, second they get the label of the analog channel they are connected to, plus a suffix X
or Y to distinguish the two discriminator channels. The sum-channels have an index between
36 and 39, respectively SUA, SUB, SUC and SUD for SUm-signal A to D.
The outputs of the discriminators, which are still System-Clock-asynchronous, enter the
FPGA1 and in a first step, called ”Input Signal Synchronization“ (ISS), they are binned
in 32-ns time-bins and at the same time synchronized with the System Clock (→ sec. 7.1.1).
The Trigger Logic Unit is a virtual unit inside the FPGA, where the Trigger Conditions
are applied to the actual signal lines. The application of Trigger Conditions is explained with
a toy model (→ sec. 7.1.3). Up to 8 different ”triggers“ can be created inside this unit. The
output is the 8-bit TB Out, which is transmitted to the Trigger Master Board.
For monitoring there are various status registers (Input Status, Output Status) and counters
at every step of the trigger generation (the shaded rectangles in fig. 7.2). There are additional
registers in the Trigger Logic Unit, which are monitored as well, but which are not explicitly
shown in fig. 7.2. This sequence of steps is discussed now in more detail in the following
sections, starting with the ISS.
1Field-Programmable Gate Array
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Figure 7.1: Here a side view (above) and the front panel (below) of a Trigger Board are shown.
On the front panel there are, from left to right, indicating and warning LEDs, various digital I/Os
(→ sec. 7.2.3) and the 18 analog input channels. The TB consists of an Analog Part (light) and a
Digital Part (shaded), the latter featuring the FPGA and PLD (Programmable Logic Device). The TB
is connected to the backplane of the VME crate via connectors J1 and J2. For a “naked” photograph
of the TB see fig. 8.8(a) on page 100
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Figure 7.2: Schematic layout of the Trigger Board. Input from the Frontend Electronics on the
left, output to the Trigger Master Board on the right (8 bit TB Triggerword). Shaded rectangles are
registers that are part of the Trigger Data. The discriminators, which form the border between analog
and digital part are labeled ’disc’. The registers and trigger logic are programmed into the FPGA.
The digital inputs are not part of this schematics. The Inner Detector and the Inner Veto TB differ
only within the Trigger logic block (Adapted from [18]).
Figure 7.3: Labeling scheme of analog and digital channels.
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7.1.1 Input Signal Synchronization
The Input Signal Synchronization (ISS) is performed for each channel individually, hence it is
discussed here for one channel only. Inside the ISS a discretization of time takes place. Time
is binned in bins of 32 ns. If the discriminator is active even for a short period of time2, the
whole bin is active (→ fig. 7.4(b)). This discretization is achieved with a sequence of flip-flops
which are clocked by the so called Sync Clock (sub-figure (a)). The Sync Clock has a 32 ns
period and is derived from the System Clock (16 ns period).
As a deliberate side effect the Sync Signal (signal (3) in fig. 7.4) is synchronized to the Sync
Clock and this implies, that it is also in sync with the System Clock. It is mandatory for
all processing inside the FPGA that the signals are clock-synchronous. For example, the
synchronicity with the clock is a necessary condition for proper counting.
The ISS also guarantees a minimum signal length of 64 ns. This minimum signal length and
the time binning are especially important for the Trigger Logic, in order to make reliable
coincidences among various channels. Finally, the ISS fans the signal out to the Input Rate
Counters, Input Status Register and the Trigger Logic.
Figure 7.4(b) shows, that the Signal-In, which is the discriminator output, is active low, while
all other signals, like Latched Signal, Sync Signal, Input Rate Counter Enable, are active high.
Flip-Flop
Flip-flops are an essential building block of the ISS circuit. Therefore an explanation shall be
given here. A flip-flop is a one bit memory and it exists in different variants. The variant of
flip-flops used here (→ fig. 7.5) has two pairs of inputs (PRE and CLR, D and CLK) and a
normal and inverted output (Q, Q). The bar atop an input means “low active”, without bar
means “high active”. On an output the bar atop inverts the signal.
A falling edge at PRE sets the flip-flop immediately, Q becomes high. “Falling edge” thereby
means a transition from high to low. “Rising edge” accordingly means a transition from low
to high. In the ISS-circuit, the latched signal ((2) in fig. 7.4(b)) is Sync-Clock-asynchronous,
since the Signal In is connected to the PRE-input of the first flip-flop. A falling edge at CLR
resets the flip-flop immediately, Q becomes inactive. PRE and CLR have equal priority, but
the two have higher priority than the inputs D and CLK.
Now PRE and CLK are assumed to be high and thus inactive. With each rising edge at the
CLK, the input level at D becomes the output level at Q. If D is low (high), Q will be low
(high). Q keeps this value until the next rising edge at CLK, even if D has become inactive
again: the input level is stored in the flip-flop.
Circuit Description
Now from the elementary building block of the circuit to the circuit itself. It comprises four
flip-flops, three of which are clocked by the Sync Clock. By using different inputs of these
otherwise identical flip-flops, they have different effects on the signal.
The input signal is latched by the first flip-flop F1 (“latched signal” in fig. 7.4 (b)), after the
second flip-flop (3) the starting edge of the signal is clock synchronous. At (3) the signal goes
four ways:
• To a feedback loop,
2tested for signal lengths & 1 ns
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(a) Schematics of the Input Status Synchronization (ISS), featuring some flip-flops. Of particular interest is
the Sync Signal (3), since it is the input signal to the Trigger Logic.
(b) The evolution of a signal, that passes through these circuits is illustrated with this timing diagram. On
the left a short signal, with a signal length of less than 64 ns is shown, on the right a signal, that is longer
than 64 ns. The dashed arrows indicate that one signal influences the other, that it points to.
(c) Cartoon of (a), which illustrates the functionality of the ISS
Figure 7.4: For each input channel to the FPGA the signal undergoes Input Signal Synchronization.
In (a) the schematics of the ISS of one channel is shown. A signal enters the logic and it is modified
during its passage through the circuit. In (b) the time development of the signal at 4 different places
in the schematics (a) is shown (Signal In (1), Latched Signal (2), Sync Signal (3), Input Rate Counter
Enable (4)). (c) shows the effect of the circuit in (a) in a cartoon drawing. See sec. 7.1.1 on the
preceding page for a discussion. Adapted from [62].
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Figure 7.5: A flip-flop as it is used in the Input Signal Synchronization circuit, with the inputs PRE,
D, CLK, CLR and the outputs Q and Q. The H at PRE and D stands for “high“, thus the PRE is
permanently disabled and D is permanently active. From [62].
• to the Input Rate Counter,
• to the Trigger Logic,
• and Input Status Register.
As long as the input to flip-flop F3 is active, F3 will issue a short feedback signal (signal
(5)) with every rising edge of the Sync Clock, hence every 32 ns. This feedback signals is fed
back into the CLK-input of the flip-flop F1. This causes the first flip-flop to become inactive
if the Signal In is not active anymore, thereby affecting signal 2 (PRE has higher priority).
Due to the feedback signal also the falling edge of the Latched Signal (2) is clock synchronous
(→ fig. 7.4(b)).
The output of flip-flop F4 is the input signal to the Input Rate Counters. The Sync Signal
is connected to the CLK input of F4 instead of D or PRE. Therefore it becomes active, only
if there is a rising edge on the Sync Signal. In the cartoon (→ fig. 7.4 (c)) this transition is
marked by the box “L → H”. F4 is reset at the same time as F3, resulting in a pulse of fixed
length (Input Rate Counter Enable (4) in fig. 7.4(b)).
The Sync Signal (3) is also the input signal to the Trigger Logic and the Input Status
Register. It has the same length as the input signal but with a binning of 32 ns, and it has
a minimum length of 64 ns, since there are two flip-flops before the feedback. The minimum
length is crucial for reliable coincidences inside the Trigger Logic even for short signals. The
length of the discriminator output signal is preserved for further processing on the Trigger
Master Board (→ sec. 8.3.1 on page 89).
The Sync Signal length can vary by 32 ns for discriminator output signals of the same length.
E.g. a discriminator output signal of 50 ns can either become a Sync Signal of 64 ns or 96 ns due
to different phases with respect to the Sync Clock (→ fig. 7.6). In one case, the discriminator
signal is inactive, when the feedback signal arrives, in the other case the discriminator signal
is still active. However this is not considered to be an issue, since signals from different FE
boards are expected to have a smaller spread in time. In the example given, both cases (64
ns or 96 ns) would result in one “trigger”. (In the appendix A.2 on page 139 a set of rules
have been formulated, which allow to derive the Sync Signal from its Signal In signal.)
Two Consecutive Signals on One Channel
Cases (1) to (4) in fig. 7.7 illustrate the behavior of the ISS circuit of one channel. It shall be
clarified, how close in time two consecutive discriminator output pulses on one channel have
to be, so that their Sync Signals interfere with each other. Responsible for the differences in
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sync clock
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channel 2
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(tr. logic input)
"trigger"
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signal in
signal in
Figure 7.6: Variation in the Sync Signal length, depending on the phase relative to the Sync Clock
and hence to the feedback signal (solid, vertical line). Signal In is shown here as “active high”, while
in reality and in fig. 7.4(a) it is “active low“.
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Figure 7.7: In cases (1) to (4) one channel is shown, with two consecutive discriminator output
pulses each. The vertical black lines indicate a feedback signal from flip-flop F3 to F1. In cases (1)
to (3) the first discriminator output pulse is shorter than 32 ns, whereas in case (4) the first pulse is
longer than 64 ns. Responsible for the differences in the Sync Signal in the four cases (1) to (4) is the
timing of the second pulse relative to the feedback pulse.
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the Sync Signal in the four cases (1) to (4) is the timing of the second pulse relative to the
feedback pulse (the solid, vertical line in fig. 7.7). Two clock cycles after the rising edge of
the Sync Signal there is a feedback signal into the CLK-input of the first flip-flop. In (1) the
two short signals on Signal In result in a Sync Signal, which is the same as if there had been
only one signal of the same length. In (2) the second pulse is right in time for the feedback
signal, so that the flip-flop stays on for another 32 ns. 32 ns thereafter a second feedback
signal deactivates the first flip-flop. In (3) the pulses are so far apart that the two pulses do
not interfere. This results in two independent Sync Signals. Case (4) is similar to case (3) in
that the two signals do not interfere and therefore there are two independent Sync Signals.
It is notable, that the falling edge of the first pulse is closer to the second pulse in (4) than
in (3), which is due to the circuit, that guarantees a minimal signal length of 64 ns.
How realistic are these discriminator output signals, that are shown in fig. 7.7? How probable
are they to occur? All four cases have a low probability to occur, since the probability for two
energy depositions so close in time (within 64 ns) is low.3 However, if two energy depositions
happen to be so close, they will be seen by the Level-1 Trigger System as one event, they
pile-up. This issue is discussed further in section 8.3.2 on page 90.
The cases (1) to (3) in fig. 7.7 are unrealistic, because the frontend output signals are longer.
In reality they are stretched with a time constant of 50 to 100 ns (→ sec. 4.4 on page 31). Cases
(1) to (3) illustrate the effect of the minimal signal length of 64 ns. The “no-interference”
case (4) is the most realistic, it shows the minimal distance, that two discriminator output
signals can have without interfering.
However discriminator output signals of that shape (as in fig. 7.7) could occur, if the input
signals to the discriminator are close to the threshold and shortly above threshold at the
beginning and the end of the pulse and otherwise below threshold. Unfortunately it has not
been possible to test with realistic input signals, since there is no complete prototype of the
Frontend Electronics4. It would be in any case desirable, that the discriminator input signals
have a concave shape. Then there would be only one straight Sync Signal per event.
7.1.2 Note on “Trigger”
Throughout this chapter, the word “trigger” has been and will be used frequently. However
what is tentatively called “trigger”, e.g. in the context of the following toy model, has to be
distinguished from the Trigger, as it is distributed by the Trigger Master Board, as there is a
major difference. The final Trigger is the bit-wise OR of the individual lines of the Triggerword
and it has a fixed length, whereas the “triggers” on the TB have a variable length, which
is proportional of the time, during which the trigger conditions are fulfilled. Therefore the
“triggers” here are not triggers in the strict sense of the word, but input signals to the Trigger
Master Board, where the Level-1 Trigger is formed from the various input signal lines.
7.1.3 Trigger Logic Unit
The Trigger Logic Unit is a virtual unit inside the FPGA, where the Trigger Conditions are
applied to the actual Sync Signals on the various lines. In the following it will be discussed,
which discriminator output signals and Sync Signals on various channels cause a “trigger”
3The relative probability for two energy depositions within 64 ns, assuming an average rate of 50/64 kHz
is 0.5 · 10−4.
4as of September 2008
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or not. As a reminder, the discriminator output signals are the input to the ISS, the Sync
Signals are the input to the Trigger Logic Unit.
Each Trigger Condition (including the multiplicity-condition) can be decomposed in terms,
which are combined by logic ANDs and ORs. The OR of channels is the simpler case, and it
is discussed in the context of the formation of a Level-1 Trigger on the TMB (→ sec. 8.3 on
page 88). The AND of several channels reduces iteratively to the coincidence of two channels.
This case is discussed within the following toy model.
Toy Model
In this toy model two input channels are considered and whether their discriminator output
signals (“Signal In“) and Sync Signals cause a “trigger“. A ”trigger“ is fired, if the Sync
Signals of both channels (channel 1 and 2) are active during at least one common 32-ns bin.
The relative timing of the discriminator output signals of channels 1 and 2 is relevant, in
particular the signal end of channel 1 (SE1) relative to the signal start of channel 2 (SS2)
(→ figures 7.8 to 7.9). Three cases are distinguished:
• If SE1 − SS2 > 0 ns, then a ”trigger“ of at least 32 ns is guaranteed (→ fig. 7.8(a)).
The length of the ”trigger“ depends on the time, the two channels are active simulta-
neously, and of the phase relative to the Sync Clock.
• If SE1 − SS2 < − 32 ns, then there is no ”trigger“, since at least one rising edge of
the Sync Clock is guaranteed to be between SE1 and SS2 and as a consequence the two
Sync Signals have no overlap. (→ fig. 7.8(b)).
• If − 32 ns < SE1 − SS2 < 0 ns, then it depends whether or not there is a rising edge
of the Sync Clock between SE1 and SS2. If there is no rising-edge, then a ”trigger“ of
32 ns length is fired, otherwise there is none. (→ fig. 7.9 (a) and (b)).
In this description very short discriminator output signals (< 32 ns) are disregarded, because
the input signals to the Trigger Board are stretched with a time constant of 50 ns to 100 ns.
(For these very short signals, the signal end of the Sync Signal and the discriminator output
signal can be apart by more than 32 ns, since there is a minimal Sync Signal length of 64 ns
for any signal, and so the rules above don’t apply strictly.)
7.1.4 Output
The toy model has two input channels and one ”trigger“ as output. In reality there are 40
input channels and 8 different “triggers”. The 8 output lines of the Trigger Logic Unit form
the TB Out, which is sent via the front panels from Trigger Board to Trigger Master Board.
Each line of the TB Out is a clock-synchronous signal binned in 32-ns time bins, that is active
as long as its trigger condition is fulfilled.
The TB Out is accompanied by a strobe signal, which issues a short pulse, each time one of
the 8 lines changes its state. There are notable differences between the output of the Trigger
Board (TB Out and Strobe) and the output of the Trigger Master Board (Triggerword and
Trigger), which will be discussed after the introduction of the Triggerword (→ sec. 8.3 on
page 88).
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(a) ”Trigger” guaranteed.
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(b) No ”trigger”.
Figure 7.8: (a) If SE1 − SS2 > 0 ns, then a ”trigger“ of at least 32 ns is guaranteed. The length
of the ”trigger“ depends on the time, the two channels are active simultaneously, and of the phase
relative to the Sync Clock.
(b) If SE1 + 32 ns < SS2, then there is no ”trigger“, since the two Sync Signals have no overlap.
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(a) No ”trigger“.
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(b) ”Trigger“ of 32-ns length.
Figure 7.9: If − 32 ns < SE1 − SS2 < 0 ns, then it depends whether or not there is a rising
edge of the Sync Clock between SE1 and SS2. If there is a rising-edge in between, then there is no
”trigger” (a), otherwise a ”trigger“ of 32 ns length is fired (b).
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Figure 7.10: In this screen shot of an oscilloscope the line above shows input pulses to the Trigger
Board and the line below shows the triggers, caused by the inputs (recorded with a fade-out time of
10 s). The trigger has a fixed latency due to the signal’s transit time through the TB and a jitter of
32 ns due to the clock synchronization.
Jitter
The events in the detector are occurring asynchronous to the System Clock, but as one of
the first steps, they are synchronized to the Sync Clock (32-ns period, → sec. 7.1.1). Due to
this, the input signals to the Trigger Board jitter up to 32 ns with respect to the output of
the Trigger Board and vice versa (→ fig. 7.10). This jitter will also be seen in the Waveform
Digitizer data.
7.1.5 Trigger Data
Apart from the TB Out, each Trigger Board has event-wise output into the νDAQ-data-
stream as part of the Trigger Data. The readout of the Trigger Data until the Event Builder
Process takes place in two steps (→ sec. 4.6.1): On each event data are stored in the FIFO of
the Trigger Board, from which it is readout via VME into the Crate Controller (step 1). On
the Crate Controller there are algorithms, which process the raw data that arrive via VME
bus from the Inner Detector TBs, Inner Veto TB, Trigger Master Board and Absolute Time
Unit. These algorithms perform basic consistency and error checks and the data-volume of the
Trigger Data is reduced. In a second step, the data is readout from the Crate Controller by
the Event Builder Process, from where it enters the νDAQ-data-stream. The algorithms that
run on the Crate Controller are based on the data of all Trigger modules, and are discussed
further in section 8.6. In this section the TB Data are discussed until they are stored in the
Trigger Board’s FIFO. It is noted here, that without the Trigger Data there would be no
traffic on the VME bus of the Trigger Crate, except for configuring the Trigger Logic and
setting the discriminator thresholds.
The signal processing is based on the Sync Clock (32-ns period), and so the state of signal
lines changes at most at that pace. At every 32-ns the state of the signal lines are stored
in a status register and on a trigger the content of the status register is stored into the
FIFO-memory. The activity of channels in between two triggers is recorded with counters,
which are also written into the FIFO, if there is a trigger. The status information and
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counters thereby provide complementary information on the Trigger System. The counters
and the status registers are not directly accessible via VME, but the FIFO-memory can be
read out via VME. This “on each trigger” is technically realized as follows. Each board has
a connector TrAck (Trigger Acknowledge) on its front panel, to which the Level-1 Trigger
signal is connected (→ fig. 7.12). If a signal is seen at the TrAck, the status registers and
counters are stored in the FIFO, and the counters are reset to 0.
Status Registers
The shaded boxes in fig. 7.2 on page 59, mark counters and registers, which are part of the
TB data. There are two status registers on the Trigger Board: The Input Status and the
TB Triggerword. The Input Status is a 40-bit number (inside the FIFO), that tells, which
discriminator output channels have been active and contributed to this trigger. There is one
bit for each discriminator channel marking its state (active/ inactive). The output of the
Trigger Logic Unit is the 8-bit TB Triggerword, which is also stored in the FIFO, if there
has been a Level-1 Trigger.
Rate Counter
Each channel has a 16-bit Input Rate Counter (IRC) associated with it, thus there are
40 IRCs for 40 channels per TB. It monitors the activity of its input between two TrAck
signals (or triggers) right at the input of the FPGA, before any trigger logic algorithm has
been applied. In the experiment the IRCs allow to monitor its inputs, namely the activity of
groups of PMTs. In case of an Inner Detector TB there are groups of 16 PMTs, and groups
with few PMTs (3 to 6 PMTs) in case of the Inner Veto TB. In order to get a rate in Hz,
one has to divide the IRC by the time distance ∆T of two triggers, which is saved also into
the FIFO with each event. During the qualification and testing phase of the TB’s Analog
Part, the IRCs have been used extensively to study the precision of the discriminators and
the influence of crosstalk (→ ch. 9).
Logic Related Data
The status registers and counters presented up until now are common to both the Inner
Detector and Inner Veto Trigger Board. However there are differences in the logic, and thus
different things worth monitoring.
Trigger conditions are made of sub-conditions or components, which are combined by logic
AND. If not all components are true, then there is no trigger. In order to know, how often
one sub-condition was active, without causing a trigger, each component gets a counter.
In the Inner Detector the logic consists of energy bits AND multiplicity (→ sec. 6.1 on
page 47). The energy bits have already a counter with them, an Input Rate Counter. Each
individual discriminator also has an IRC, but not the multiplicities (X and Y,→ sec. 6.1.3). It
is possible that the multiplicity conditions alone are fulfilled, which doesn’t lead to a trigger.
How often this happens cannot be reconstructed offline, since it is not possible to know, if two
or several counters incremented simultaneously. Therefore there are two additional counters,
which increment each time the low respectively the high multiplicity condition is fulfilled.
Like all other counters it is not directly accessible via VME, but it is written into the FIFO
on each trigger and then reset to 0.
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In case of the Inner Veto (section 6.2 on page 51) the full condition is the logic AND of
EID
5, EIV and the Topology-condition. The Topology-condition is the logic OR of three
components: Lateral, Down and Bottom. Each of them has a counter associated with it. As
before the energy thresholds are already monitored by their IRCs, thus there are no additional
counters necessary.
FIFO Content (Summary)
The data stored into the FIFO of the Trigger Board on every trigger are summarized in the
following. The FIFO can store 128 events6. For final details, such as the actual sequential
ordering, see [62]. There the naming of variables can differ slightly.
The TB data per event are (→ fig. 7.2 on page 59):
• The Input Status X, Y (18 bit each) and the Input Status of the sum-channels.
• The Input Rate Counters of each digital channel (40 channels, 16 bit each)
• In case of the Inner Detector two counters for the high and low multiplicity and in case
of the Inner Veto three counters for the components of the Topology-condition.
• The output of the Trigger Logic Unit is stored in the TB Triggerword (8-bit).
Finally there are additional “meta-data”:
• 32-bit Event Number (or Trigger Counter).
• ∆T (the time distance between two consecutive triggers)
• FIFO Status information, as there are a FIFO-empty flag (1 bit), FIFO-full flag (1 bit)
and a flag indicating the number of events currently in the FIFO (7 bit7)
Technicalities
There are several technical aspects related to the rate counters, status registers and the Sync
Clock worth noting:
1. Each IRC keeps its maximum value, there is no wrap-around. If a counter reaches it’s
maximum value 0xFFFF (16 bit), it stays 0xFFFF on the next incrementation.
2. If during “normal” data-taking one channel has permanently an IRC of 0, it is not
necessarily dead, it could also be permanently active. An IRC counts the number of the
discriminator’s transitions from inactive to active between two TrAck-signals. Hence if
the IRC is 0, it is not possible to tell, whether the discriminator has been (and still is)
active or inactive between the two TrAck-signals, it could be either of the two. In this
case one also has to look at the Input Status (IS) to disentangle the two discriminator
states:
• If IRC = 0 and IS = 0 then the discriminator is inactive.
5IV is an abbreviation for Inner Veto, ID stands for Inner Detector, synonymously Central Region (CR) is
used by others.
6The FIFO can probably be increased to 256 events (October 08).
78 bit in case that the FIFO has a capacity of 256 events
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• If IRC = 0 and IS = 1 then the discriminator is active.
The status of the discriminator can be tested alternatively with a Software Trigger.
A Software Trigger is a VME register on the Trigger Board, which allows to inject a
(nearly) arbitrary input pattern in front of the Input Signal Synchronization (see [62]).
If the discriminator was inactive, the IRC will be one after one Software Trigger, if the
discriminator was active, the IRC will be 0. The test doesn’t require any trigger logic.
3. The trigger signal is connected to the TrAck-input of each TB. The 32-ns time bin,
which is currently “active“, when a signal arrives at the TrAck-input is saved in the
FIFO. But this is not the relevant time bin, which had caused the trigger, as the trigger
decision is generated only at the end of the TMB (some 50 ns later). Therefore the
time bins of a status register, e.g. the Input Status, have to be delayed in shift registers,
until the Trigger arrives at the TrAck. This delay is called Status Delay Register.
There is a VME register on the TB, which allows to choose a delay in steps of clock
cycles. There is one common Status Delay register for all four Status registers. The
actual delay inside the shift register depends on the latency due to the Trigger Board,
Trigger Master Board, Fan-Outs and cables. It will have to be determined with a full
setup, including the Trigger Boards, TMB, Fan-Outs and cables.
4. If one discriminator is active again shortly after there was an input pattern, that results
in a trigger on the TMB, its Input Rate Counter is immediately increased by one.
Thereafter the trigger arrives at the TrAck-connector and causes the counter to be
saved into the FIFO and to be reset. Thus even though the discriminator was active
after the trigger, it is counted as if it had arrived before. The underlying reason is,
that the counters are not delayed, unlike the status registers. This means, that some
counts could actually belong to the next trigger. However no counts are lost. So far it is
assumed, that the current solution - without delays for the counters - is precise enough
for data-taking.
5. There are plans8 to save more than one consecutive time bin in the FIFO: e.g. the
actual bin, that started the trigger, and one bin before and after. The FIFO content
is documented in [62], thus it can be seen there, how many consecutive time bins are
saved in the FIFO on every event.
6. The clock-asynchronous FE output signals are synchronized to the Sync Clock (32-ns
period) instead of the System Clock (16-ns period), since they expected to be stretched
with a time constant of 50 ns, and a 16-ns period is considered unnecessarily fine.
The only downside of synchronization to the Sync Clock is the increased jitter between
Trigger and the input signals to the Waveform Digitizers (32 ns instead of 16 ns). If
it turns out, that the jitter is too big, it would be conceivable to synchronize to the
System Clock instead.
7. The trigger logic is programmed into the FPGA and in principle any input signals may
be combined. On the other hand a change in logic doesn’t require to reprogram the
firmware. An interface of VME registers exists, which allows to enable and disable chan-
nels for certain predefined logic blocks and to set or change parameters. For example the
8October 08
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multiplicity-condition requires a given number of channels to be active. This number is
a parameter, which is set via a VME register. Thus after power-on the Trigger Board
has to be configured via a set of VME registers. The complete set of VME registers of
the TB and TMB can be found in [62], respectively [63]. Only major changes in trigger
logic will require a firmware update.
7.2 Electronic Components of the Digital Part
Figure 7.11: In this close-up of fig. 7.1 major electronic components of the digital part are shown.
The FPGA is volatile, hence it looses its firmware, when electric power is switched off. The Flash-
PROM is a non-volatile memory, where the FPGA’s firmware is stored. On power-up the firmware is
loaded from the Flash-PROM into the FPGA. The VME base address can be set with dip-switches.
PLD stands for Programmable Logic Device.
7.2.1 Overview
Among the major electronic components of the TB’s Digital Part are the Programmable Logic
Device (PLD) and the FPGA (→ fig. 7.11). Both are programmable chips, while the FPGA
is more powerful. The PLD and FPGA serve different purposes on the Trigger Board. The
PLD works “in the background“. It takes for example care of the communication with the
VME bus for the whole TB. In an analogy of a Trigger Board with a human body, the PLD
is the backbone and spinal cord. The FPGA is then the brain of the TB. The whole trigger
and Trigger Data related functionality of the Trigger Board is implemented in it. Input to
the FPGA are the outputs of the 40 discriminator channels (among other inputs). Due to
its central role on the Trigger Board and Trigger Master Board, there is a separate section
devoted to it below.
The FPGA is volatile, hence it looses its firmware, when electric power is switched off. The
Flash-PROM is a non-volatile memory, where the FPGA’s firmware is stored. On power-up
the firmware is loaded from the Flash-PROM into the FPGA.
72
Chapter 7. Trigger Board 7.2. Electronic Components of the Digital Part
The oscillator provides a 125 MHz clock-signal, from which the System Clock (62.5 MHz) is
derived. In the human body analogy it is the ”heart” and it is crucial to operate the FPGA
and PLD. It provides the clock signal, if no external clock is available. This allows to operate
(and test) the board stand-alone.
The many different devices on the board require different voltage levels (e.g. 3.3 V), which
have to be derived from the DC9 voltage , that the VME backplane provides. Representative
for several DC-DC conversions, one converter is marked in fig. 7.11.
7.2.2 FPGA
Definition
Field-Programmable Gate Arrays (FPGA) describe a class of semiconductor devices, that
consist of elementary logic blocks and programmable interconnects (“gates and wires”). The
logic blocks can either be programmed to perform the function of logic gates, like AND or
XOR, but they can also be programmed to do more complex operations. The achievable
complexity per block or per FPGA is related to the number of gates, which is 500 000 for
the FPGA on the TB [64], but it can go up to several million gates per chip. The Xilinx
XC2V500 allows in principle, to do considerably more complex calculations than are currently
implemented. This “spaciousness“ allows to implement new ideas in the future, as was already
suggested in section 5.3.4 on page 45.
Basically all the logic functionality is implemented into the FPGA by programming the in-
terconnects between the basic gates. This programming can be done by the customer or
designer, after the FPGA is manufactured - hence the name “field-programmable” ([65]) and
it can be (re)programmed more than once. Thus it is (a) possible to apply bug fixes and (b)
to start using the FPGA with a simple program, and add functionality in the course of time.
The reprogrammability of the FPGA gives the flexibility, to adapt and tune the trigger logic
and trigger conditions.
Firmware
To define the behavior of the FPGA the programmer provides a hardware description language
(HDL) or a schematic design. Common HDLs are VHDL10 and Verilog. The FPGA, that
is used on the TB and TMB, has to be programmed with VHDL. The code is written in an
Integrated Development Environment (IDE), which is provided by the producer of the chip.
The VHDL model is translated into the ”gates and wires” inside the FPGA. Then it is
the actual hardware being configured, rather than the VHDL code being ”executed” as if on
some form of a processor chip. The term “firmware”, suggesting that it is somewhere between
“hardware and software“, best describes the programming of the FPGA [66].
The major difference to classic C programming is the parallel processing of signals inside the
FPGA. Parallelism implies, that also the timing of signals has to be taken into account by
the software engineer. Parallel programming is challenging and subtle errors can occur, that
are difficult to track down. But the upside of the parallel processing is the capability of the
FPGA to perform fast signal processing based on coincidences of channels, as is required for
a Level-1 Trigger decision. The time between the arrival of the input signals (at the Trigger
9DC - direct current, AC - alternating current
10VHDL stands for VHSIC HDL, while VHSIC is an acronym for Very High Speed Integrated Circuits. For
some VHDL actually stands for Very Hard Description Language.
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Board) and the creation of a trigger (at the end of the Trigger Master Board) is of the order
of a mere 100 ns.
Firmware Update
It is possible to update the firmware of the FPGA via VMEbus and (indirectly) via TCP/IP.
The update is sent to the Crate Controller via TCP/IP, from where it is loaded into the TB
(or TMB) via VMEbus. This allows to update the firmware in the Trigger System in the
lab at Chooz from a suitably authorized PC located anywhere in the world, for example in
Aachen. An update requires a restart of the Level-1 Trigger and Timing System, though.
FPGA vs. PLD
The FPGA and the PLD are conceptually very similar, except for the logic gate density,
which is significantly bigger inside the FPGA. This entails, that the FPGA can be used for
complexer tasks and that the FPGA is equipped with a memory, whereas the PLD is not. In
fact, the memory has been an important factor in deciding to use this FPGA [64], the trigger
logic is so simple, that a smaller chip could have been employed. This memory is used for
the board’s Trigger Data (→ sec. 7.1.5). There are some degrees of freedom as far as the
configuration and size of the memory is concerned. For the Trigger Board (and TMB) the
memory is organized as a FIFO.
7.2.3 Front Panel I/O
Figure 7.12: In this close-up of fig. 7.1 on page 58 the part of the TB front panel carrying the digital
I/O is shown.
74
Chapter 7. Trigger Board 7.2. Electronic Components of the Digital Part
Via the Front Panel the Trigger Board receives digital Input signals and it provides output
signals to the Trigger Master Board (→ fig. 7.12).
Digital In
There are four digital Inputs: Clock-In, Trigger Acknowledge, Inh and SP, where SP stands
for spare. In figure 7.12 Inh is still labeled SP1 and SP is labeled SP2.
1. Via the Clock-In connector the Trigger Board receives an external clock signal. In the
experiment, the System Clock will be distributed from the TMB via Fan-Outs to the
whole DAQ, including the Trigger Boards.
2. The Trigger signal is fed into the Trigger Acknowledge (or TrAck or TrAk) and causes
monitoring data to be stored in the FIFO.
3. On Inh the Inhibit-signal is received.
4. SP is a connector for spare.
The clock signal has to be in LVDS11, the trigger- and Inhibit-signals are expected in the
NIM format.
Inhibit
As long as the Inhibit-signal is active, the inputs of the Trigger Board are disabled. The
Inhibit-signal will be used to provide a common run start to the νDAQ (via the Trigger
Boards) and the Outer Veto (→ sec. 8.4 on page 91). The Inhibit is activated and deactivated
on the Trigger Master Board via a VME register and distributed from the TMB’s front panel.
At run start, the Inhibit is activated and then all Trigger Boards are configured sequentially.
Once the configuration is complete, the Inhibit is released and all inputs of the Trigger Boards
are enabled simultaneously. At the same time an Inhibit-Released-Trigger is issued on the
Trigger Master Board, with a dedicated Trigger bit enabled in the Triggerword (→ sec. 6.3).
If the Inhibit is set or released, there is no additional activity on the TMB or Trigger Boards,
such as an automatic reset of counters or event numbers. It is entirely in the hand of the op-
erator to configure the boards properly, while the Inhibit is active. The Inhibit is synchronous
to the System Clock and completely independent of other signals, e.g. the Sync Signal. The
Inhibit can also be activated temporarily during a run, without stopping the run. This could
be convenient especially during the Commissioning Phase of the experiment. Small errors
in the configuration don’t require a full cycle of run-stop and run-start, just a short period
during which Triggers are inhibited and a change in the configuration. The Triggers could be
disabled also by setting the Mask accordingly, but the Inhibit has the advantage, that also
the Outer Veto receives the Inhibit and therefore is aware of the interruption of data-taking
in the νDAQ.
Digital Out
In principle the internal clock of the Trigger Board can be distributed via the Clock-Out,
however in the experiment the equivalent output of the Trigger Master Board will be used.
11LVDS=Low Voltage Differential Signaling
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The Clock-Out on the Trigger Board will not be used. The TB Out is transmitted as LVDS
signal from the 20-pin connector on the Front Panel (→ fig. 7.12). Its counterpart on the
TMB can be seen in fig. 8.6 on page 96. The TB Out is accompanied by a strobe signal, which
is made available on one of the three Trigger outputs. The two other Trigger outputs have
been used during testing, but they won’t be necessary during the running of the experiment.
7.3 Analog Part
7.3.1 Introduction
The Digital Part, that has been described in the previous sections, has the discriminator
output signals as input. The Analog Part (AP) of the Trigger Board is defined to consist
of all the electronic components before and including the discriminators. Subject of this
section are the electronic components between the analog inputs to the Trigger Board (the
LEMO-connectors12 in fig. 7.13) and the discriminators.
In order to understand the results of the noise and crosstalk test, which are the subject of
chapter 9, first some introductory remarks on operational amplifiers and discriminators are
given, then the composition of one analog channel is described, followed by a description of
the special aspects of the four sum channels. Finally there are some remarks on the Printed
Circuit Board, especially under the aspect, that it might be a source of noise.
7.3.2 Operational Amplifier
An operational amplifier (OpAmp) is a differential amplifier, i.e. it amplifies the difference
between two inputs. One input has a positive effect on the output signal, the other input has
a negative effect on the output. The former (latter) is indicated by a plus (minus) sign in fig.
7.14 [67, 68]. An OpAmp is operated either with or without feedback. If the output signal is
fed back into the negative input (“negative feedback“) the OpAmp has an output, which is
proportional to the input signal.
A discriminator or comparator is an OpAmp with a high gain and fast response. For the
Trigger Board an ”ultra-fast”, low-noise discriminator [67] has been chosen. It is specifically
optimized for this purpose and cannot be used with feedback (→ fig. 7.15).
Hysteresis
For each discriminator there is an additional pin on the chip, that allows to add a hysteresis
of a few milli-volts [67]. It is introduced to prevent oscillation or multiple transitions due
to noise. Hysteresis means, that there are two thresholds instead of one, while the voltage
difference between the two is small. If the signal is higher than the high threshold, the output
becomes “active”, and only after the input signal has gone below the low threshold, does the
output become “inactive” again. If the input stays between the two, the output keeps its
value [69].
12It is possible to use other kinds of connectors instead of LEMO, e.g. SMB.
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(a)
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Figure 7.13: In figure (a) the main components on the Analog Part are shown. For one channel
the signal and threshold lines, that connect the various components, are indicated. The lines are not
positioned exactly, especially the pin-connection has not been verified. The drawing shall give only an
impression of where the voltage lines inside the Printed Circuit Board are. The sum discriminators
are on the left. (A “naked“ picture of the Analog Part is in fig. 8.8(a) on page 100.)
In figure (b) the schematics of one analog channel is shown. The dashed lines mark one chip, which
can contain more than one channel. E.g. one DAC chip houses 8 channels. The output of the Signal-
OpAmp and DAC-OpAmp amplify their input by a factor of 1.7 and 2 respectively. The corresponding
technical drawing can be found in appendix A.2 on page 140.
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R2
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In−
Q
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R1
Figure 7.14: An OpAmp with negative feedback and voltage divider is shown on the left. The 1-
channel OpAmp LMH6609MA in the right subfigure is used with feedback both as “Signal OpAmp“
and as “Sum OpAmp“ (→ fig. 7.13).
Q
−Q
thresh.
DCIn−
In+
signal
AC
+
−
Hys.
Figure 7.15: On the left a sketch of an OpAmp without feedback and with hysteresis is shown. On
the right the discriminator Max-9601 is operated without feedback and hence has a digital output.
The output is differential, therefore there are two output lines. The output signal format is PECL
(Positive Emitter Coupled Logic).
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7.3.3 One Analog Channel
The inputs of the Analog Part are AC-coupled and have a 50 Ω termination (see ”signal line“
in fig. 7.13 (b)). The AC-coupling has a cut-off frequency of 100 kHz and protects the Trigger
System from baseline drifts in the upstream electronics. The “Signal-OpAmp“ then amplifies
the signal linearly by a factor of approximately 1.7 with respect to the input at the Trigger
Board. The Signal-OpAmp’s output signal goes four ways: two times to the summing unit
(see below, section 7.3.4), and to discriminators X and Y (which are on one chip). Thus
one analog channel becomes two digital channels, and it contributes equally to two identical
analog sums.
At the discriminator the signal input is compared with a threshold. The threshold can be
set via a VME register inside the FPGA. The FPGA provides a digital number, which is
converted inside a Digital-to-Analog-Converter (DAC) to a voltage level. The output of
the DAC is adapted with the DAC-OpAmp to match the voltage range expected by the
discriminator. The complete technical drawing of an analog channel can be found in the
appendix A.3.1 or in [62], for the naming scheme of the channels see fig. 7.3 on page 59.
Digital to Analog Converter
On the Trigger Board five 8-channel Digital to Analog Converter (DAC) chips are used.
Each chip has a write-only 16-bit VME register associated with it, that allows to select one
of 8 channels and provide the digital number N in DAC-counts, which is then converted
to a voltage VDAC (see [62]). Each DAC has 12-bit resolution and its full output range
is from zero to a reference voltage Vref , which is chosen to be 2000 mV, but adjustable.
Thus VDAC = N212 · Vref . The DAC-OpAmp adapts the voltage range to ±Vref and has
the voltage VThr as output, which is connected to the threshold line of the discriminator.
It holds VThr = 2 · VDAC − Vref . The inclusion of the expression for VDAC results in the
following relation between the provided number in DAC-counts and the voltage at the input
of the discriminator:
VThr = Vref · ( N211 − 1). (7.1)
VThr = 2000 mV · ( N211 − 1). (7.2)
In reality offsets have to be taken into account, which are not included in equation 7.1. Since
there will only be negative analog input signals to the Trigger Board, the effective resolution
is 11 bit.
Technical Requirements
The precision of the DACs is important, in order to have the resolution for small signals
and the dynamic range. Stability and reproducibility are also desirable. The thresholds
shouldn’t drift during a run and when set to the same threshold in DAC counts half a year
later the discriminator should switch at the same level. The time it takes to set a threshold
can be slow (at the order of ms), since the change of thresholds during data taking is not
required or foreseen. (It is possible though to scan thresholds, e.g. during some calibration or
commissioning runs, but even then the changes will be done slowly.)
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Note
There is an ambiguity in the usage of the term “DAC”. In the first case it refers to one
DAC chip (out of five), comprising 8 independent channels each, in the second case “DAC”
means one channel (out of 40). This ambiguity can hopefully be resolved at each individual
occurrence. Such an ambiguity is reoccurring for other chips on the Trigger Board, that house
several channels, e.g. discriminators (2 channels) or the DAC-OpAmps (4 channels).
Discriminator
The input signals to the Trigger Boards are negative, while its equivalent in energy is positive.
So a signal, that is above the energy threshold, is below the voltage threshold. To avoid
confusion, the following definition involves the absolute value of the signal:
A detector signal is “above threshold”, if its absolute value is above threshold:
|Signal| > |Threshold| > 0 mV (7.3)
The Signal-OpAmp amplifies the Trigger Board input via voltage divider by a factor of 1 +
560 Ω
820 Ω = 1.68 (→ fig. A.2). The relative precision of the resistors is assumed to be 1%. Due to
this amplification, there are two different signal voltages to distinguish: at the connector VCon
and at the input of the discriminator VThr, multiplied by a factor of 1.68. The resolution
per DAC-count at the discriminator is: 1 mV/DAC-count. However the effective resolution
on the signal at the connector is 0.6 mV/DAC-count. The formula 7.1 changes to VCon =
2000
1.68 mV · ( N211 − 1).
For convenience, table 7.1 lists some pairs of voltages and DAC-counts, the latter in hexa-
decimal and decimal representation and the former both at the connector VCon and at the
discriminator VThr.
Table 7.1: Look-up table: Translation of milli-volt to DAC counts in decimal and hexadecimal
representation. The voltage at the connector of the Trigger Board has to be multiplied by approx. 1.7
to get the voltage at the input of the discriminator (2nd column). Offsets due to the electronics are
not yet taken into account and have to be added on top of these values.
Voltage [mV] N [DAC-counts]
VCon VThr dec hex
1190 2000 4096 0x1000
100 170 2222 0x8AE
50 80 2130 0x852
10 20 2068 0x814
0 0 2048 0x800
-10 -20 2028 0x7EC
-20 -30 2017 0x7E1
-50 -80 1966 0x7AE
-100 -170 1874 0x752
-800 -1340 676 0x2A4
-1190 -2000 0 0x0
0.58 0.98 1 0x1
The Baseline, or synonymously Zeroline, of a discriminator is a threshold in DAC-counts,
where the discriminator switches state from an infinitesimal disturbance on the signal or
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threshold line. Due to asymmetries in the discriminator or inductivities and capacities of
voltage lines the discriminator’s baseline is not at the nominal zero of 0x800 (→ table 7.1),
but there is an offset of a few DAC counts. During the qualification tests of the Analog
Part the offsets have been determined for each channel, however the baselines will have to
be determined again with the fully assembled Trigger System including the input cables from
the frontend electronics.
7.3.4 Sum Channels
Figure 7.16: (top) In this close-up of fig. 7.13 there are two sum-signal lines connected to two
OpAmps each and finally to two discriminator-chips a` 2 channels, resulting in post-discriminator
channels A,B,C,D.
(bottom) Schematics of the sum-channels, featuring the voltage divider. R, R1, R2 are ohmic re-
sistors. The circuit on the left attenuates each input signal by a factor of 18. In case of the Inner
Detector Trigger Board only 12 out of 18 channels are actually used.
Each Signal-OpAmp (→ fig. 7.13 on page 77) has two identical output channels 1 and 2,
which contribute to two analog sum-signals. The sum-signals are input to two sum-OpAmps,
which together amplify their input by a factor of 1.5. It is furthermore possible to shape the
signals. The two output signals are compared with two discriminator-chips each (→ fig. 7.16),
thus there are 4 discriminator output channels: SUA, SUB, SUC, SUD, for SUm-signal A to
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D. The sum-signal seen by discriminators B and D are attenuated via a voltage divider with
respect to channels A and C (see R1 and R2 in figure 7.16). The attenuation factor is 23 ,
thereby increasing the dynamic range of the Trigger Board. As a consequence, the four sum
thresholds prescaled, low, high, very high should be assigned to the thresholds A, C, B, D
respectively (→ sec. 6.1.2).
There is built-in flexibility, which allows to attenuate, amplify or shape the signal, by choosing
and soldering in appropriate capacitors or resistors. It is also possible to disconnect channels,
so that they do not participate in the analog sum-signal. The current choice of capacitors
and resistors is based on educated guesses. During the commissioning phase of the detector
this choice will be verified. See [62] for the latest setup.
7.3.5 Printed Circuit Board
All the active and passive electronic components are mounted on the printed circuit board
(PCB), hence a short description of it shall be given here. The PCB consists of 6 layers: Top,
Bottom, and 4 Inner layers (→ table 7.2). On the Top-layer basically all components are
mounted, except for a few at the Bottom-layer. The Top-layer and the first Inner-layer carry
wires, through which the components are connected. Inside the Inner-2- to Inner-4-layers
there are voltage planes which provide different voltage levels for the various components. In
the Inner-2-layer there are actually two separate areas, that carry the same voltage level, here
5 V. One is for the Digital Part (VCC) and one for the Analog Part (AVCC) (→ fig. 7.17).
These two areas are connected at one point only, via a big inductivity (low pass). Analogously,
there are GND and AGND in the Inner-3-layer.
Figure 7.17: In some layers of the PCB, here layer Inner-2, there are two areas (here VCC and
AVCC), which are separate, except for a connection through a big inductivity (not shown).
These two separate areas have been introduced for the second Trigger Board prototype. In the
first prototype, there had been common voltage levels for the digital and analog components.
With the PCB-layout of the first prototype, noise originating in the Digital Part leaked into
the Analog Part, which became visible in tests. On the second prototype the separation of
Analog and Digital Part reduced this effect to an acceptable level (→ sec. 9.4). This is only
the rough picture of the layers, there are details, which are not mentioned here, but which
can be found in [62].
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Table 7.2: The Printed Circuit Board (PCB) consists of 6 layers: top, bottom and four inner layers.
The different layers carry either a voltage level or components, which are mounted on the PCB. An
analog voltage is prefixed with a capital A. There is an additional voltage level VEE and AVEE, in
one of the inner layers.
Layer Function
Top components, wiring
Inner 1 wiring
Inner 2 VCC/ AVCC (+ 5 V)
Inner 3 GND/ AGND
Inner 4 3.3 V/ A3.3 V
Bottom components
7.3.6 Trigger Input Gain
The discussion of the gain of the input channels to the Trigger Boards is related to the Trigger
Conditions (→ chapter 6), but the Analog Part of the Trigger Board, in particular the voltage
dividers on the sum channels, have to be taken into account as well, therefore this discussion
was deferred to the end of this chapter.
Here the Trigger Input Gain for the Inner Detector is given. A similar calculation for the
Inner Veto will be published in a Double Chooz internal note. It is recalled here, that for
the Frontend output to the Trigger System the signal height is proportional to the number of
photo electrons (→ sec. 4.4 on page 31).
Inner Detector
On the one hand the existing dynamic range shall be fully exploited, in order to have a
maximal resolution for small signals and for protection against noise originating on the Trigger
Board. On the other hand the analog sum-signal has to be linear, therefore the output of the
Signal-OpAmp should not exceed 3000 mV. Due to an amplification factor 1.7 (→ fig. 7.13)
the input signals of the Trigger Board should not exceed 1760 mV. The maximal signal to
be discriminated is 50 MeV corresponding to 4500 photoelectrons (p.e.) per TB, assuming
180 p.e./MeV (90 p.e./MeV/TB). These p.e. are equally subdivided among 12 channels13,
hence there are 375 p.e. per channel. This results in 1760375 = 4.7 mV/p.e. or approximately 5
mV/p.e./channel for the input signals to the Trigger Board.
All 18 channels are summed together analogically and are thereby attenuated by a factor 18
(→ fig. 7.16). If the output of all signal-OpAmps is 3000 mV, then the input signal of the
sum-OpAmps is 2000 mV, because only 12 out of 18 channels are used. To be at the full
range again, both pairs of sum-OpAmps provide a combined amplification of 1.5, so that the
two pairs of discriminator channels (A/B and C/D) see the same analog sum-signal. This
signal is discriminated on channels A and C, while a voltage divider of 1.5 reduces the 3000
mV for 50 MeV to 2000 mV, which is the maximal voltage that the DAC-OpAmp provides
to the discriminator. It is noted, that the discriminators for the individual channels also have
a maximal threshold of 2000 mV and therefore they can’t resolve more than approximately
250 p.e., which corresponds to an energy deposition in the whole detector of 33 MeV. But
13A 13th channel with only 3 PMTs is ignored for this calculation.
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this is no problem, since the discriminator thresholds for the multiplicity are chosen in the
few p.e.-range.
Table 7.3: In this table the Trigger Input Gain has been maximized, while respecting a set of
conditions (see text). A gain of 5 mV/p.e. has been obtained for the Trigger Board input signals.
The voltages in mV are “measured” at the threshold input of the discriminator and are given in
absolute values. The number of p.e. and the voltages at the individual channels do not represent the
Trigger Conditions but the fraction of p.e. for a given energy deposition. The highlighted values are
of particular interest. The following values have been used in the calculation: photoelectron yield
per TB (90 p.e./MeV/TB), number of connected channels (12), attenuation-factor of the sum-channel
with respect to the individual channels (18), amplification at the signal-OpAmps (1.7), (combined)
amplification at the sum-OpAmps 1.5. VD stands for voltage divider between channels A and B,
respectively C and D.
threshold energy sum vd discr channel
[MeV] [p.e.] [mV] [p.e.] [mV]
prescaled 0.3 27 18 A 2.25 18
low 0.5 45 30 C 3.75 30
high 5 450 200 2/3 B 37.5 300
very-high 50 4500 2000 2/3 D 375 3000
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Trigger Master Board
Figure 8.1: The Trigger Master Board (TMB) is the interface between the three DAQs and it is a
Trigger Board without Analog Part and with different I/O. The photo was taken in August 2008.
The Trigger Master Board (TMB) is the interface between the Trigger System and the three
DAQs (νDAQ, µDAQ and the Outer Veto). All trigger-related signals are received, combined
and distributed. The Trigger Master Board is a purely digital design.
The Trigger Master Board has no Analog Part and different Inputs and Outputs, i.e. a
different Front Panel. Many electronic components are the same on TB and TMB and so the
description of the electronic components of the digital part given in section 7.2 will not be
repeated here. The functionality of the Trigger Master Board however is sketched in figure
8.2 and the content of this figure is described in the following sections. As for the Trigger
Board, an important reference for further details is the TMB manual [63].
85
Chapter 8. Trigger Master Board
Figure 8.2: Schematic layout of the Trigger Master Board (TMB). The input from the Trigger
Boards directly enter the Trigger Logic Unit, while the External Triggers undergo first the Input
Signal Synchronization (ISS, → sec. 7.1.1). After the Trigger Logic there are scalers for every trigger
and a Trigger Mask. Interlaced with the functionality are status registers and counters (shaded boxes).
All status-registers are 32 bit, the rate monitors and scalers are 8 bit wide. The TMB provides trigger-
related output, but also the System Clock, an Inhibit-Signal, a dedicated µDAQ-Trigger and the OV
Sync Signal. See also figure 7.2 on page 59. The Level-1 Trigger and Timing System only provides
signals to the νDAQ and µDAQ, and doesn’t receive any signal from the two.
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8.1 Overview
The Trigger Master Board receives input signals from the Trigger Boards (TB Out) and
there are several connectors for external triggers. For the TB Outs, there is no ISS, since
the input signals are already clock-synchronous and so they enter directly the TMB’s Trigger
Logic Unit. There are various status registers, in which all channels’ states in the actual
32-ns time-bin is saved, in case there was a trigger. The input is stored in the 32-bit Input
Status register. The output of the Trigger Logic Unit is stored in the Output Status. An
8-bit scaler for each trigger allows to reduce its rate by accepting only every n-th trigger,
where n is an integer between 1 (no scaling) and 255, that can be set via a VME register.
Associated with each scaler is a rate monitor, which counts, how often this channel has been
active, between two triggers. The post-scaler output is stored in the Unmasked Triggerword.
After down-scaling, the triggers are combined with a mask that allows to suppress individual
triggers. After the mask the Trigger is generated from the OR of all 32-bit Triggerwords.
With Trigger and Triggerword the 32-bit Event Number is distributed. There are additional
outputs, namely the System Clock, a µDAQ-Trigger, an Inhibit-Signal and a OV Sync Signal,
which are discussed in the sections 5.2.1, 8.5, 7.2.3, 8.4, respectively.
External Triggers
There are 7 independent External Triggers as input to the TMB, which can be used for
example for calibration sources. Each external input is edge-sensitive and expects a (dig-
ital) NIM-pulse with a minimal pulse length of 10 ns. The input undergoes Input Signal
Synchronization (ISS), like the discriminator output signals inside the Trigger Board’s FPGA
(→ sec. 7.1.1). As in case of the TB, the output signal of the ISS circuit is binned in time-bins
of 32 ns and has a signal length of 64 ns (2 periods of the Sync Clock).
This signal can be delayed in steps of 32 ns, with a maximum delay of 512 ns. The delay is set
via a VME register [63]. This delay is important for proper timing of the External Triggers.
It will be determined during the commissioning phase of the detector. The expected delays
have been estimated in [70].
Even though the Fixed-Rate Trigger is generated inside the TMB’s FPGA, it can be
considered to be the 8th External Trigger. It is issued at a fixed frequency, which is set in
a VME register. It is clock-synchronous, and there is a dedicated bit in the Triggerword
(→ sec. 6.3 on page 55). During a ”normal“ data taking run, the rate will be at the order of a
few Hz to hundreds of mHz. The Fixed-Rate Trigger fires independently of physics events in
the detector and it thereby allows to study for example pedestals in the Waveform Digitizers.
8.2 Trigger Logic Unit
As on the Trigger Board the Trigger Logic Unit is a virtual logic unit inside the FPGA in
which channels are combined logically. There are 32 trigger-relevant input lines into the Trig-
ger Logic Unit (3×TB Out, 7×External Trigger, 1 Fixed-Rate Trigger, → fig. 8.2). Most
channels represent triggers already and so they enter the Triggerword without modification:
This applies to the 8-bit outputs of the two Inner Detector Trigger Boards as well as to the
External Triggers (→ sec. 6.3 on page 55). In the TMB’s Trigger Logic Unit two special
triggers, the Close-In-Time- and Follow-Up-Trigger, are added in case the respective condi-
tions are met, and the final muon classification is done. The distinction between passing
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and non-passing muons (crossing or stopping) is done inside the Trigger Logic Unit, since
this requires information from the Inner Detector Trigger Boards and the Inner Veto muon
classification.
8.3 Trigger Generation
The signals on the TB (after the Input Signal Synchronization) and on the TMB are similar:
They are binned in 32-ns bins, clock-synchronous. While the signals from the Input Signal
Synchronization are at least 64 ns long, the signals on the TMB are (at least) 32 ns long. As
described in section 8.1, scalers and a Trigger Mask can be applied to the signal lines after
the Trigger Logic Unit. After the mask the Trigger is generated and here the situations are
different in that a ”trigger“ on the TB is created from the logic AND of various channels
(coincidence), whereas on the TMB, the OR of several lines will eventually lead to a trigger.
8.3.1 Triggerword, Trigger and Event Number
sync clock
pre−trigger
input lines
Trigger
Triggerword
32 ns
1)
2)
3)
4)
bit−wise OR here: 1101
Figure 8.3: 4 input lines out of 32 are shown here. These four are combined to form the pre-trigger
and Trigger signal. The Triggerword is generated from the line-wise OR of the first two time-bins, in
which the pre-trigger is active. Line (2) is too late, to be part of the Triggerword. The minimal signal
length on the Trigger Master Board is one time bin (32 ns).
The OR of all lines results in a pre-trigger signal (→ fig. 8.3). It starts with the first line
being active and stops once the last line becomes inactive again. The Trigger is a short
pulse of fixed length (32 ns), which is initiated by the rising-edge of the pre-trigger signal.
For a new trigger to start, the pre-trigger signal has to be inactive for at least one time-bin.
Simultaneously a Triggerword is generated from the bit-wise (or line-wise) OR of the first
two time-bins, in which the pre-trigger is active. By using the bitwise-OR of the first two
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time-bins, instead of only the first time-bin the Triggerword is likely to contain the correct
event information. The Event Number is incremented with every trigger and made available
on the front panel of the TMB. It is noted that the pre-trigger signal can be permanently
active, if e.g. one of the external trigger signals is permanently active and that this would then
prevent the Trigger Master Board from triggering, since a trigger is only fired on a transition
from ”inactive“ to ”active”.
The timing of the different triggers (on the different lines) is crucial for a correct Triggerword.
As illustrated in 8.3, a trigger, that is too late by two time bins (64 ns), will not be part of the
Triggerword. On the other hand, if e.g. an External Trigger arrives systematically too early
by 64 ns, it will be the only active bit in the Triggerword. The Triggerword delivers crucial
information for the Data Reducer (or Level-2 Trigger, → sec. 4.6.2 on page 33), therefore
special care has to be taken, that all triggers arrive at the same time. This means within 32
ns and it implies, that the events may not jitter by more than 32 ns. (For Trigger signals
from the Outer Veto a jitter of 20 ns has been estimated [71, 72].) The matching of the two
Inner Detector Trigger Boards will come quite naturally, since the electronics and the cable
lengths are identical. The Inner Veto has the same electronics except for the PMTs, and the
time spread of the signals in the detector. The relative timing of IV and ID signals will be
verified with muons. Similarly, the timing of the External Triggers to their corresponding
signal from the Inner Detector have to be checked.
As one of the last steps of timing commissioning the relative timing of the Triggerword,
Event Number and the Trigger have to be matched. The fact that different signal drivers,
fan-outs and cables are involved in the signal distribution has to be taken into account (Trig-
gerword and Event Number are LVDS1, whereas the Trigger is NIM,→ sec. 8.8). The correct
timing has to be verified experimentally as well.
Physics Event and Event Number
The Event Number is a Trigger Number, since it is increased on every Trigger. It can happen,
that one physics event in the detector causes two Triggers and thus has two Event Numbers
associated with it (”Follow-Up Trigger”). On the other hand, two energy depositions can be
so close in time, that they are seen as one event by the Level-1 Trigger System (“Pile-Up”,
see below). Thus the Event Number is not exactly matching the number of physics events.
This matching has to be done offline.
Special Trigger Bits
There are two bits in the 32-bit Triggerword, which indicate, that a given trigger is related
to the previous trigger: The Close-In-Time bit and the Follow-Up bit. The bits are set
additionally to all the other bits, they do not replace them. Thus the Triggerword will be the
bit pattern at the time, when this trigger appeared, plus the Close-In-Time (or Follow-Up)
bit set. As will become obvious from the following explanation, the two bits are mutually
exclusive.
If there are two triggers within 256 ns, e.g. a second one 192 ns after the first2, then for
the second trigger the Close-In-Time bit is set. Additionally the second trigger and its
Triggerword are latched and delayed to exactly 256 ns after the previous trigger. Thereby
1LVDS=Low Voltage Differential Signaling
2192 ns = 6 · 32 ns
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two connected 256-ns windows are readout from the Waveform Digitizer, instead of a 256-ns
window and a 192-ns window. The 256 ns is the size of the Buffer Window in the memory
of the Waveform Digitizer (→ sec. 4.6.3 on page 35), but the window size is a parameter and
could be changed to another value, by reprogramming the firmware of the WFDs. A change of
the Buffer Window requires then also to change the corresponding parameter in the firmware
of the TMB.
The probability for Close-In-Time Triggers at an average trigger rate of 100 Hz is 2.6 · 10−5. If
the rate is high it can be an indicator of a timing mismatch. e.g. the LED-calibration source
has both an external Trigger and a Trigger from the detector, and if the External Trigger is
late by more than 64 ns, but less than 256 ns then there is a trigger from the detector followed
by a Close-In-Time Trigger with only the corresponding External Trigger bit set.
There is a calibration source Cf-252, which emits neutrons with a multiplicity of 3 to 4. Since
each neutron is captured on Gadolinium with a time constant of 30 µs, two captures within
256 ns are expected in 256ns·330µs ≈ 3% of all triggers. Thus in about 3% of the calibration-
triggers, the Close-In-Time bit should be active simultaneously. Since only the Triggerword
is necessary for this calculation, this could be a cross-check at the online-monitoring level. If
there are three events within 256 ns, then only the second is delayed by 256 ns with respect
to the first event and the Close-in-time bit is set. The third event is not triggered. Under
the following, unlikely scenario, the third event is lost: The second trigger arrives within 256
ns of the first, the third trigger arrives about 500 ns after the first. Then the third trigger
doesn’t cause a trigger, and only the first 12 ns are seen by the WFDs. If the third trigger
arrives e.g. 400 ns after the first trigger, it will not cause a trigger either, but 112 ns of it will
be recorded by the WFDs. The probability of three triggers within 512 ns is very low, even
more so the occurrence of the pathological scenario just described.
The second special trigger is the Follow-Up bit. It is set, if the pre-trigger signal is constantly
active for more than 256 ns. If the pre-trigger signal continues to be active for more than
512 ns a third trigger is fired, with the Follow-Up bit set, and so on. This bit could be
expected for muons. In a series of follow-up triggers the last one will record the end of the
event, which is expected to contain useful physics information on the event. Each follow-up
trigger will also increment the event counter, even though it belongs to only one physics event
in the detector. This will have to be corrected offline.
It is noted, that these utility triggers can be enabled or disabled within the firmware of the
Trigger Master Board.
8.3.2 Pile-Up
If two unrelated physics events occur so close in time, that they cannot be distinguished by the
electronics, for example due to limited time-resolution, this is called Pile-Up. The following
example shall help to illustrate this: A single Neutron is captured on Gadolinium, followed
by a Muon, which crosses the Target and Gamma Catcher and which arrives at the Trigger
System 70 ns after the single Neutron. The muon signal stays above threshold for 120 ns.
The neutron trigger is on for the minimal 64 ns and due to clock-synchronization the trigger
condition for a muon is fulfilled 64 ns after the neutron trigger. Since there is no inactive
time-bin in between, there is only one pre-trigger signal for the two events, which is active
for 64 ns + 128 ns. Since the muon condition is not fulfilled in the first two time-bins, only
the Neutron bit is set in the Triggerword, but not the Crossing Muon bit.
In the DC Proposal [18, Dead-Time Measurement, p. 17] it is stated that pile-up and with it
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the Level-1 Trigger System introduces dead-time. It is argued here, that some pile-up might
not even be distinguishable by studying the waveforms from the WFDs, and if the WFDs are
dead-time free so is the Level-1 Trigger and Timing System. Thus there is either Pile-Up or
there are two separate Triggers, and so the Level-1 Trigger System is dead-time free.
In order to identify events with pile-up one has to study the waveforms from the WFDs, since
the Triggerword doesn’t contain the Muon-information. In the example given, the WFD data
could tell, that this event tagged as neutron-event, has actually been a pile-up event with
a big second energy deposition. But for most muons, e.g. all passing muons, the waveforms
are not stored [44], therefore pile-up induced by muons cannot be studied. But the rate of
Pile-Up events can for example be estimated from the rate of Close-In-Time Triggers.
On the other hand, since pile-up cannot be detected offline, if the waveforms are not stored,
there is effectively a dead-time. Pile-up occurs within the Trigger System, if the pre-trigger
signal of two causally independent events in the detector overlap. Since this depends on
the actual time above threshold of a given event an effective dead-time due to pile-up is
difficult to determine. However it is anyway planned, to apply offline a dead-time, that will
be dominating over the dead-time due to pile-up [18].
8.4 Interface with Outer Veto
Figure 8.4: The Outer Veto receives the System Clock and a periodic Sync Signal from the Level-1
Trigger and Timing System. The Sync Signal is used to keep identical clock counters on the TMB and
in the Outer Veto synchronized. For a common run start of νDAQ and Outer Veto an Inhibit-signal is
distributed to the Outer Veto and the Trigger Boards (and released). The XY-Trigger module sends
triggers to the Level-1 Trigger, which is received there as an External Trigger.
Between the Outer Veto and the Level-1 Trigger and Timing System, namely the TMB, signals
are exchanged. The Trigger and Timing System sends signals to the Outer Veto and receives
triggers from it. The goal of the signal exchange is to join the independent data-sets already
online, at the level of the Event Builder Process. There is redundancy involved, since already
the signals provided by the Level-1 Trigger System alone or the triggers from the Outer Veto
would allow to join the two data-sets. Counting the number of triggers arriving from the
Outer Veto provides a more efficient means to produce event numbers than calculating them
from time-stamps.
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8.4.1 Signals from the Level-1 Trigger System to the Outer Veto
The Trigger Master Board provides the Outer Veto with a 62.5 MHz System Clock, so that
the νDAQ and the Outer Veto operate with a common clock (→ fig. 8.4). Both the Outer
Veto and the TMB have a 32-bit counter, the OV Timestamp3 (→ fig. 8.2). Both are counted
down on each rising edge of the System Clock. In both the Outer Veto and the Trigger
Master Board the current value of their OV Timestamp is saved with each event. The two
OV Timestamps in the Trigger System and the Outer Veto are identical except for an offset.
This timestamp is an equivalent of an absolute time and therefore allows to put events from
the Outer Veto and the νDAQ in a sequential order, even if events happened only in the
Outer Veto and not in the Inner Veto/ Inner Detector or vice versa. The algorithm, which
does this ordering can be verified with muon events, that are seen both in the Outer Veto
and the Inner Veto. During the commissioning phase of the detector the offset between the
two timestamps will have to be determined from such a common muon sample.
In principle, both OV Timestamps could run freely and the offset would be determined run-
wise. However to minimize (and study) the effect of miscounting of clock cycles, a Sync-Signal
is issued by the Trigger Master Board at a fixed frequency (O(0.1) Hz) and synchronous to
the System Clock. Since the Outer Veto knows, when to expect the Sync-Signal, it can be
used to check errors in the data taking. The third signal, that the Level-1 Trigger System
provides to the Outer Veto is the Inhibit-Signal (→ fig. 8.6). It will be used to indicate to
both DAQs, that a run has started.
8.4.2 ”Trigger“ from Outer Veto
The XY-Trigger, which is a hardware trigger module in the Outer Veto, provides a NIM-pulse,
which is connected to one of the External Trigger connectors of the Trigger Master Board
[73, 74]. In a ”normal“ data-taking run, the trigger from the Outer Veto is permanently
masked out, therefore it won’t cause the Inner Veto or Inner Detector to be read out. This
trigger will be used to combine the data-streams of the νDAQ and the Outer Veto at the
level of the Event Builder Process. The Event Number of the νDAQ and the number of OV-
triggers between two triggers of the νDAQ (counted by the corresponding rate counter) allows
to calculate for each event an Outer Veto Event Number and a Global Event Number. The OV
Event Number allows the event matching between the OV-data-stream and the Trigger Data.
The Event Number is used to match events between the Trigger Data and νDAQ data-set.
The Global Event Number provides a sequential ordering of all events of both the νDAQ and
the OV-DAQ.
In calculating the global event special care has to be taken for events, which occur both in
the Inner Veto/ Inner Detector and the Outer Veto, as they have to be assigned the same
global event number. These coincidences can be identified from the ”Unmasked Triggerword“
(→ fig. 8.2), in which bits of the Inner Veto/ Inner Detector and the Outer Veto would be
simultaneously on. For this coincidence, the timing of the trigger signals have to be matched
within 32 ns via muons common to both data-sets. The sequential ordering can be cross-
checked with the OV Timestamp. Further details can be found in a note on this interface,
which is in preparation as of January 2009.
To summarize, a scheme is presented which allows to put together the νDAQ and Outer Veto
3This counter is named OV Timestamp on the L1 Trigger side, the name on the Outer Veto side is not
known.
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here. Coincidences of Outer Veto and Inner Veto triggers is determined with the unmasked Triggerword.
(The data is hypothetical.)
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datastreams. In principle, it would suffice to distribute a common signal, which indicates
”run start” and each system would count the number of elapsed clock cycles. However this
scheme introduces error detection capabilities while retaining simplicity.
8.5 Interface to µDAQ
According to section 4.7 on page 37 the µDAQ has the same interface with the Level-1 Trigger
and Timing System as the νDAQ, except for some minor modifications. It receives the 62.5
MHz System Clock. the ”regular“ νDAQ-Trigger and the Event Number. Additionally the
TMB provides a dedicated Trigger Signal (”µDAQ-Trigger” in fig. 8.2), which fires only if
there has been an energy deposition in the Inner Detector above the Very-High threshold (50
MeV). The dedicated Trigger will be received at the Trigger-input of the modules, whereas the
”regular“ νDAQ-Trigger will be counted and used to verify the Event Number. It is possible,
yet optional, to provide also the 32-bit Triggerword. The hardware required to distribute the
signals is the same as for the νDAQ (→ sec. 8.8 below), except an additional cable is required
for the dedicated Trigger. Details can be found in [51].
8.6 Trigger Data
The shaded boxes in fig. 8.2 on page 86 mark the counters and status registers, which are
part of the TMB’s Trigger Data, however there are additional data, which are not shown in
the figure.
8.6.1 Status Registers
There are the following status registers, which are stored into the FIFO on every trigger:
the Input Status, Output Status, Unmasked Triggerword, the Triggerword, the Event Number
and the OV Timestamp, all of which are 32-bit wide. The input to the Trigger Logic Unit is
stored in the Input Status, like the TB’s Input Status. The status of the signal lines before the
application of the scalers is stored in the register ”Output Status”, before the application of
the mask the status is stored in the “Unmasked Triggerword”, the status thereafter is stored
in the status register ”Triggerword“. If the scaling factor for each line is 1 and no trigger line
is masked out, then the Output Status, the ”Unmasked Triggerword” and the Triggerword
all contain the same word.
8.6.2 Rate Counters and Scalers
Next to the Scalers (8 bit), there are rate counters, which are 8 bit wide. The rate counters
work like the counters inside the Trigger Board. If the scaling factor is 1 and the channel
is not masked out, then a trigger will be fired, each time this channel is active and then
there is no activity of this channel between two triggers. Thus this rate counter only contains
non-redundant information, if down-scaling is actually done and the channel is not masked
out.
During ”normal“ data-taking the Outer Veto will send external triggers to the Trigger Master
Board, which are permanently masked out, and so the associated rate counter contain crucial
information. However most channels will neither be scaled nor masked and so the counters
are redundant. However the counters will be readout into the Crate Controller nevertheless,
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and the algorithms on the Crate Controller will remove the redundant data, based on which
channels are scaled and/ or masked.
8.6.3 Additional Data
Along with the rate counters and the status registers there is further information stored on
the Trigger. A counter counts the number of clock-cycles, the pre-trigger has been active
without interruption. Since this cannot be anticipated the pre-trigger of the (n-1)-th event is
saved with the n-th event.
Like for the TB data, meta information on the FIFO status is stored on every event, as there
are a FIFO-empty flag (1 bit), FIFO-full flag (1 bit) and a flag indicating the number of
events currently in the FIFO (7 bit4)
8.6.4 Algorithm on the Crate Controller
On the Crate Controller there is an algorithm, which processes the event data of the 5
independent boards (3 TBs, 1 TMB, 1 ATU), that arrive via VME bus and prepares them
for collection by the Event Builder Process. The storage of the full raw data would exceed
the amount of data reserved for the Trigger System data. (For 3 TBs and 1 TMB, 1024
bit/event/board and an event rate of 100 Hz, the Trigger Data would amount to 2.1 GByte
for a 12h-run.) A reasonable and significant data reduction would be to average counters
across several events, equivalent to e.g. one or 10 seconds. There is deliberate redundancy
in the data of the different boards, which can be reduced after basic quality and consistency
checks have been applied. The description given here is a proposal for an initial algorithm,
to be used during the commissioning phase of the Far Detector. The stable version of the
algorithm will be documented in an internal Double Chooz note.
In a first step the event data of the various boards are combined, the event numbers and
the FIFO status information are checked. Especially the FIFO-full bit should never become
active during a run, if it does, it is a serious error. For each number basic validity checks
are performed. e.g. time differences should be greater than zero. Although the value 0xFFFF
is a valid datum, it is very likely indicating an error. All rate counters are checked, whether
they were at their max-value and probably in overflow. If so, an “overflow“ flag is set and
saved along with the event data. The counters should be dimensioned not too big, in order
not to waste bandwidth, but overflows shouldn’t occur either.
The sequence of status registers, beginning with the Input Status of the Trigger Boards
and with the 32-bit Triggerword at the end, is reproduced by applying the trigger logic to
the Input Status registers.
An actual rate in Hz is obtained by dividing the rate counters by the time difference to
the previous trigger. This rate is stored along with the original rate counter values. The rate
counters on the Trigger Master Board are stored as-is, no data-reduction is applied. It has
been argued above (→ sec. 8.6.2 on the facing page), that the data in the rate counters of the
TMB are redundant, if neither the mask is applied nor down-scaling is done, depending on the
configuration of the TMB. The algorithm in the crate controller will remove this redundancy
depending on the configuration of the mask and the scalers.
The Input Rate Counters, which monitor groups of PMTs, are averaged across several events
to a certain number of clock cycles (equivalent of e.g. 1 s) before being stored to disk. This will
48 bit in case that the FIFO has a capacity of 256 events
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lead to a significant data reduction. Errors and warnings, that occurred during the processing
of the data, are stored along with the Trigger Data.
For the Event Builder Process there are event-wise data and data, such as the averaged
Input Rate Counters, that are not saved with each event, but on a regular basis. Presumably
there will be different sub-processes within the Event Builder Process, requesting data at
different frequencies, event-wise and e.g. every second.
No Event-Dependent Data Reduction
The sketch of an algorithm, that has just been presented above, is different than the Data
Reducer, which operates on the WFD data. The information content of the Trigger Data is
independent of the event type (e.g. passing muon or neutrino candidates). This is in contrast
to the WFD data, where maximal data is stored for neutrino candidates and minimal data
for passing muons.
8.7 Front Panel
Figure 8.6: The front panel of the Trigger Master Board is shown here, cut in half. The left shows
the upper, the right the lower half.
All I/O channels of the TMB are listed in fig. 8.6. In the following, only the I/O channels
are described that require further explanation.
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8.7.1 Input
The Trigger Master Board has two high-density connectors for signals arriving from the
Trigger Boards (TB In in fig. 8.6). The format of the signals is LVDS. Each of the two
connectors receives the TB Out of two Trigger Boards. Thus in principle, 4 TBs could be
connected, but only 3 of them are used, and one is backup or free for different applications in
the future. With three TB Out-signals, there are three TB Out strobe signals. As presented
in section 8.1 the Trigger Master Board can receive up to 7 External Triggers.
8.7.2 Output
• The System Clock is distributed from the Trigger Master Board (Clock Out in fig. 8.6).
The Clock In is for testing purposes.
• The Trigger signal is provided as NIM by the TMB.
• With each Trigger, the TMB provides a 32-bit Triggerword and a 32-bit Event Number.
The signal format is LVDS. This output is sent to dedicated Fan-Outs (→ sec. 8.8),
before it is distributed to the DAQ.
• In order to keep the data-taking of the νDAQ and the Outer Veto DAQ in sync, an
OV Sync-Signal is sent from the Trigger Master Board to the Outer Veto electronics
(→ sec. 8.4).
• The TMB also provides an Inhibit-Signal that enables the various independent boards of
the Trigger System and the Outer Veto to start absolutely synchronously (→ sec. 7.2.3).
• The dedicated µDAQ-Trigger is distributed from the TMB (→ sec. 8.5) and finally
• there are some free connectors both for input and output that could be used for other
applications in the future.
All output signals of the Trigger Master Board are synchronous with the System Clock. As
for the Trigger Board, there is an LED, indicating a VME access, and one warning LED, if
the TMB’s FIFO is full. Caveat: The assignment of signals to connectors could change. The
latest mapping can be found in [63].
8.8 Signal Distribution
In the concept for the signal distribution of the Trigger System (see the simplified block
diagram in fig. 8.7) three different types of Fan-out modules are needed:
for the Trigger signal: NIM Fan-out 1:18 (1 in, 18 out)5
for the System Clock: LVDS Fan-out 1:18
for the Triggerword and Event number: LVDS Fan-out (32 bit) 1:5
for the Inhibit signal: NIM Fan-out 1:18
5One VME crate has 21 slots, with 1 Crate Controller, a Clock fan-out and one Trigger fan-out, the
maximum number of WFDs per crate is 18.
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(a) Signal Distribution scheme
(b) Zoom into Trigger Crate (with small modifications)
Figure 8.7: In (a) the distribution of all output signals (System Clock, Trigger, Triggerword, Event
Number) of the Trigger System via Fan-Outs is shown. There are one Trigger crate and 4 Waveform
Digitizer crates (3 of which are shown). The Muon Electronics crate is also missing, however it basically
receives the same signals as any WFD crate (→ sec. 8.5). (b) displays a zoom into the Trigger crate.
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The trigger and clock signals are needed by each Waveform Digitizer (WFD) so one Fan-Out
module for each signal type is plugged into each WFD crate to distribute the signals inside
the WFD crate. The same fan-out module types are installed inside the Trigger crate to
provide the signals for the WFD crates. Thus the distribution of clock and trigger signals is
done in two levels.
The Triggerword and the Event Number are needed only once for every WFD crate, since they
are required only by the Data Reducer, which runs on each Crate Controller. Two Fan-out
modules (1 in, 5 out) for Triggerword and Event Number in the Trigger Crate are sufficient.
For Triggerword (32 bit) and Event Number (32 bit) one needs the LVDS connectors (16 bit)
of four WFDs (→ fig. 4.4 on page 34). The table, listing details of cables and connectors will
be part of a technical document related to the Trigger System [75].
Signal Latency
The Trigger has to arrive at the WFDs Trigger-In with a certain delay after the signal (STOP-
Trigger). There are registers on the WFD and in the Trigger System, that allow to apply a
variable delay (in multiples of clock cycles) to the Trigger. In order to calculate the appropriate
value to be written into the register, the signal latency of the Trigger System has to be known
(among other latencies).
The signal latency is the processing time of the signal at the input of the Trigger System
until the corresponding trigger arrives at the Trigger-In of the WFD. For this the signal
propagation time inside the Trigger Board, the Trigger Master Board and the Fan-Outs plus
cables have to be taken into account. The latency is fixed during a run and the same for all
triggers. In that sense it is a calibration constant.
8.9 List of Components
Both Near and Far Detector will have their own Level-1 Trigger and Timing System, consisting
of:
• 1 VME crate controller Motorola MVME3100: It is identical to the readout processors
chosen for the Waveform Digitizer crates6 (→ fig. 8.8 (a)).
• 3 Trigger Boards: There are 2 TBs for the Inner Detector, connected to one half of the
Inner Detector PMTs each, 1 for the Inner Veto.
• 1 Trigger Master Board,
• 1 Absolute Time Unit (no picture),
• various Fan-Outs (no picture): There are different kinds of Fan-Outs to distribute Sys-
tem Clock, Trigger, Triggerword, Eventnumber, Inhibit-signal. (→ sec. 8.8 on page 97).
• 1 VME Crate, whose backplane is compatible with the VME64x standard, and
• Cables to connect the components of the Trigger System.
6The DAQ group is discussing to use the more powerful MVME6100 instead of the MVME3100 in their
crates, but these two are identical from the VMEbus’ point of view.
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(a) TB
(b) TMB
Figure 8.8: A Level-1 Trigger System comprises: Trigger Board (a) and Trigger Master Board (b),
the ATU (not depicted), various Fan-Outs (not shown either), a VME-controller and a VME crate
(→ fig. 4.1 on page 29). By comparing the digital part of the TB and the TMB it can be seen, that
the main electronic components (PLD, FPGA, DC-DC converter, etc.) have only been rearranged on
the Printed Circuit Board (PCB).
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8.10 Summary
In the previous chapters the Level-1 Trigger and Timing System has been presented, which
is an important part of the detector DAQ. It provides the System Clock and it is planned
to provide a GPS-based absolute timestamp. The Level-1 Trigger System is a part of a two-
level Trigger System, the second level being a software algorithm, called the Data Reducer.
The Level-1 Trigger and Timing System itself consists of three Trigger Boards and a Trigger
Master Board. The Trigger Boards’ task is to discriminate the analog sum signals, arriving
from the Frontend Electronics and then apply Trigger Conditions. The Trigger Master Board
collects input from the various Trigger sources, as there are the Trigger Boards, but also
External Triggers. The TMB forms the Level-1 Trigger as the OR of the individual channels.
With each Trigger it distributes an Event Number and a 32-bit Triggerword, which is crucial
input to the Data Reducer, as it contains information on the type of event. Thus the Trigger
Master Board is the interface to the other components of the three DAQs (νDAQ, µDAQ and
Outer Veto).
Initial Trigger Conditions have been presented, which are based on energy in the Inner De-
tector. The Inner Veto’s main task is to protect against muons and their secondaries, for this
a muon classification is done already at the hardware trigger level.
The usage of FPGAs on the various boards gives the flexibility to change and adapt algorithms
and trigger conditions. The redundancy that has been introduced into the system by using
two Trigger Boards for the Inner Detector serves two purposes. First it allows to measure
the Trigger Efficiency by calculating the efficiency of one board from the trigger efficiency of
the second and comparing it to the measured trigger efficiency of the first. Second an error
in one board does not cause a loss of trigger, if the second board triggers properly. In order
to compare the two boards Trigger Data is stored in the DAQ-data-stream on every event.
In order for the Double Chooz experiment to measure or constrain the mixing angle θ13, the
overall systematic errors have to be controlled at the sub-percent level. The Level-1 Trigger
and Timing System has to provide a highly efficient trigger. The Trigger System has been
designed with this goal in mind.
The first part of this thesis has been this description of the Level-1 Trigger and Timing System
and it is concluded with this summary. The Trigger System hardware has been subject of
extensive tests. These are described in the following chapter 9.
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Chapter 9
Tests of the Analog Part
Testing of the Trigger System is done in the following steps. First the Analog Part of the
Trigger Board is qualified. It is tested for the amount of noise originating on and picked up
by it. This is an important step, since the physics goals require a certain Trigger Efficiency at
the applied thresholds, which translates in a precision requirement on the discriminators. In
addition the tests of the Analog Part automatically test the firmware of the FPGA, since the
monitoring functionality of the Trigger System, e.g. the Input Rate Counters, is used. Once
the Analog Part is fully qualified, the Trigger System’s Digital Part is studied more closely.
The TBs plus TMB are tested with input signals of fixed size and known rate, e.g. NIM
signals from a pulse generator. This allows to detect digital errors inside the TB or TMB.
Each Trigger Board receives the Trigger but not the Event Number from the Trigger Master
Board. The Event Number is generated in each board individually from a counter and a
miscounting of one of the counters would result in a misalignment of the Trigger Data. It has
to be made sure, that such misalignment won’t occur during normal operation. Furthermore
errors, causing the (undetected) loss of triggers, would be harmful to the experiment. Special
care will be taken during testing and running of the experiment, that such losses will not
occur. The next step is to test the Trigger System with realistic input signals. They come
with an uncertainty (in pulse length and pulse height), and this uncertainty makes it more
difficult to distinguish errors of the Trigger System from fluctuations of the signal. The Level-1
Trigger System has an interface with the νDAQ and the Outer Veto, which comprises various
signals (→ fig. 8.7.2). This interface is tested in so called ’Vertical Slice’-tests1.
The Trigger Board has been part of the testing and qualification procedure of the Inner
Detector PMTs, thereby providing useful and complementary tests in a realistic environment
[33]. During a research visit of the DAQ group in Paris in April 2008, the interface between
Trigger System and Waveform Digitizers has been tested, however these tests have not been
conclusive. In this chapter only the test results with the Analog Part are described.
9.1 Overview
This section gives an overview of the different kinds of tests, that were done in order to qualify
and optimize the performance of the Analog Part of the Trigger Board. (A major part of the
author’s efforts have been spent on these tests.) Qualifying the Analog Part is a discussion
about electronic noise as it originates from and appears in the Trigger System. The noise
1→ Glossary, p. 157
103
9.2. Basic Tests Chapter 9. Tests of the Analog Part
originating in the electronics upstream of the Trigger System is not discussed in this section.
The term ’Trigger System’ is to be understood here in a broad sense. In this broad sense it
not only consists of Trigger Boards and Trigger Master Board, but includes VME Crates, Fan
Outs, etc., all of which are potential sources of noise. The tests’ goals are to classify, localize
and quantify this noise. These goals translate into concrete questions, such as: How big is
the noise? Where is it generated, on the TB itself or e.g. in the backplane of the VME crate?
What type of noise is it? Where does it enter into the Analog Part? How big is crosstalk
between channels? What are the different categories of crosstalk? The understanding gained
has also been used to improve the first prototype of the Trigger Board and led to the design
of a second prototype.
This section is structured as follows: First the basic test procedure (hard- and software) is
introduced. The key observable HBW is presented (sec. 9.2.2), which is a measure for the
precision of one channel on the TB and the amount of noise present on this channel.
In order to study different types of noise and crosstalk, the following tests have been made:
• A basic Threshold Scan, with as few VME operations as possible and no analog signal
injection. This is the simplest test, to which the other tests are compared.
• During a “normal” data taking run, the FIFO memories of each board will be constantly
readout via VME. Hence Threshold Scans, with as many VME operations as possible,
are done to study the impact of these operations on the Analog Part.
• In a third class of tests, a rectangular pulse is injected into one analog channel and
the neighboring channels are scanned for crosstalk, (more precisely analog-channel-to-
analog-channel-crosstalk).
• Further tests: crosstalk within discriminator, crosstalk due to the discriminator’s switch-
ing operation, and digital crosstalk after the discriminator.
They all have very much in common with the basic test procedure except for some minor
modifications, which are explained in the respective sections. The Aachen Test Setup and
the setup used in the experiment are very similar and thus the same test algorithms in either
setup are expected to yield similar results.
9.2 Basic Tests
9.2.1 Test Procedure
This test answers the question, at which threshold the discriminator switches due to internal
noise on its signal and threshold line (→ fig. 7.13 on page 77). To test this, the Input Rate
Counters of the TB’s Trigger Data are used, and read out via VME into the Crate Controller.
As can be seen in fig. 9.1, the basic test setup consists of a VME crate in an electronics rack,
containing a VME crate controller and a Trigger Board. From a desktop computer one logs
into the MVME3100 Crate Controller via SSH or serial connection. A pulse generator is used
to send NIM-pulses to the TrAck-connector, thereby storing the IRCs into the FIFO of the
Trigger Board at a fixed frequency (typically 100 Hz). The FIFO content is then read out
event-wise via VME. During this readout the measurement is interrupted shortly. It is stored
in an ASCII-file on the VME Crate Controller and then analyzed with dedicated algorithms.
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Figure 9.1: Test setup for a basic Threshold Scan (a). A pulse generator (c), pulsing at typically 100
Hz, is connected to the TrAck-input of the Trigger Board, thereby causing the Input Rate Counters
to be stored in the Trigger Board’s FIFO memory (subfigure (b), see also fig. 8.6).
The 40 discriminators of the Trigger Board are tested independently and sequentially. For
each discriminator, the threshold is varied or scanned. Therefore this test is referred to as
Threshold-Scan. (An alternative name is Find-Baseline-test, since it is also a means to find
the Baseline of this discriminator, in that the Threshold Scan yields a distribution where
the discriminator’s transition from inactive to active can be read off.) The thresholds of
discriminators, that are not scanned, are set to 0x0 DAC-counts (-2000 mV, → table 7.1 on
page 80).
9.2.2 One Channel
The DAC-threshold is varied by software from 2020 to 2060 DAC-counts in steps of one
DAC-count (see figure 9.2). When the threshold line is close enough to the signal line, the
discriminator will start to switch due to the noise on these two lines. Since each channel is
50 Ω terminated and no external signal cable is connected to it, only the internal noise of the
Analog Electronics of the Trigger Board is observed.
The switching of the discriminator is counted by the scanned discriminator’s Input Rate
Counters (IRC). From the IRCs the Switching Rate (SR) of this discriminator is calculated.
At first order the Switching Rate is the IRC multiplied by the frequency of TrAck-signals
(typically 100 Hz during testing). The SR is typically given in kHz or MHz.
It should be noted, that for the Threshold Scans no trigger logic is needed. It can be a useful
cross check though to enable a logic in the Trigger Board, that triggers, whenever the scanned
channel is active. The output can then be observed with an oscilloscope.
All tests have in common, that the thresholds are scanned in a narrow band around the
zeroline of the discriminator (→ sec. 7.3.3 on page 80). It has been tried, to have an analog
signal with an amplitude of e.g. 100 mV and to study the impact of VME operations or
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Figure 9.2: A ’Threshold Scan’-distribution of one discriminator is shown in (a). It is equivalent to
the trigger efficiency curve in (c). In (b) a cartoon illustrates how the entries in the distribution are
related to noise on the signal and threshold line of the discriminator.
106
Chapter 9. Tests of the Analog Part 9.2. Basic Tests
crosstalk by scanning the threshold around 100 mV. But the uncertainties on the analog
signal have always been so big, that neither crosstalk nor VME operations would become
visible in the data.
A test of all channels takes a few minutes, given that there are 40 discriminators to scan, and
for one discriminator 40 thresholds (from 2020 to 2060) are scanned. One threshold is tested
within approx. 200 ms.
Distribution
In figure 9.2 (a) the ’Threshold Scan’-distribution of one channel is shown. It shows the SR
of this channel as function of the threshold in DAC-counts. A Switching Rate of 0 can either
mean that the discriminator is permanently active or inactive (→ sec. 2 and sec. 7.1.1 on
page 62). The Zeroline is the threshold, where the discriminator switches state (between
Low and High) from an infinitesimal disturbance on the signal (→ sec. 7.3.3), thus it is the
weighted average of the thresholds in fig. 9.2 (a). There is an offset with respect to the
nominal zero at 2048 DAC-counts.
It is reasonable, to assume symmetric noise-distributions on both the signal- and the threshold-
line that have their maximum at small amplitudes (→ fig. 9.2 (b)). The discriminator be-
comes active, if |Signal| > |Threshold| > 0 mV, which causes the IRC to be incremented
(→ sec. 7.3.3). Hence in the cartoon in fig. 9.2 (b) the discriminator will have its maxi-
mum SR at a threshold of 2037 DAC-counts, since there signal and threshold line are closest.
Thresholds 2036 and 2038 have approximately equally many entries and significantly less
than threshold 2037. There are a few entries at thresholds 2035 and 2034, thus the noise-
distributions on signal- and threshold-line have tails. The situation at a threshold of 2039 is
similar to 2035, but there are no entries, since a filter is at work for thresholds bigger than
the Zeroline (see below).
Trigger Efficiency
Typically a trigger efficiency curve of a single threshold is given in the form of figure 9.2 (c).
The Zeroline is the threshold at which the efficiency is 50 % and it can be read of where
the discriminator is inactive or active. The trigger efficiency curve and the ’Threshold Scan’-
distributions are equivalent, in that the latter is the first derivative of the former for threshold
scans around the discriminator’s baseline. The precision of the discriminator and the trig-
ger efficiency can be determined from both curves. In the following only ’Threshold Scan’-
distributions are used.
Filter
The discriminator output is only counted by the IRC after it has passed through the Input
Signal Synchronization (ISS). It happens, that the ISS works as a filter for signals that
are inactive only for short durations (< 32 ns) and otherwise active. This introduces an
asymmetry between thresholds 2035 and 2039 in the example distribution from above, whose
cause is illustrated in figure 9.3(a).
Due to this filtering there are no entries at threshold 2039. The filtering becomes more
obvious in figure 9.3(b), which shows a Threshold Scan with many VME operations on an
early version of the first prototype of the Trigger Board. Again it is reasonable to assume,
that the output of the discriminator is symmetric with respect to the Zeroline, and the right
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Figure 9.3: Subfigure (a) shows two discriminator output signals and their Sync Signals (see also fig.
7.7). The signal in (2) is simply the negation (1), but the corresponding Sync Signals are different.
Since the Sync Signal of (2) is permanently active, the IRC stays 0. Thus the ISS circuit works as a
filter for short signals (< 32 ns).
In subfigure (b) the filter can be seen at work for thresholds above 2046 DAC-counts.
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side is filtered away by the ISS. The filter is not perfect, as can be seen in subfigure (3) of
9.3(a). If the discriminator output fluctuates to low, when the feedback signal (black vertical
line) arrives, the Sync Signal is low for 32 ns and the IRC would increment with the next
rising edge. But the filter works remarkably well, as can be seen in figure 9.3(b).
Maximal Switching Rate
Now, that the ’Threshold Scan’-distribution for one channel has been introduced, the next
step is to find a suitable measure for the distribution, which then allows to compare different
channels. The maximum SR is not considered a suitable indicator for the performance of a
discriminator. Two identical discriminators (1 and 2 in fig. 9.4), can have slightly different
offsets, due to a slightly different capacitance and inductivity of their input lines. Because
the Baseline is closer to the threshold 2046 in case (a) and the noise-distribution is steep, the
maximum Switching Rate of discriminator 1 is significantly bigger.
Thus the difference in the maximum SR is due to the limited resolution of the DAC and even
tiny offsets. Therefore it is not a suitable indicator for the performance of the discriminator
or to compare two channels. The variations from channel to channel can be quite strong, as
illustrated in fig. 9.4(c). It is mandatory for any estimator of the discriminators performance
to be independent of the maximal Switching Rate.
Triangular Distribution and Key Observable HBW
There are different estimators to characterize the width of a ’Threshold Scan’-distribution.
A common estimator is the Full-Width-at-Half-Maximum (FWHM). The problem of
the FWHM is its dependence on the maximum of the distribution, which is the maximum
SR in the present case. The Basewidth on the other hand doesn’t suffer from this problem
(→ fig. 9.5). It is formally defined as follows:
Basewidth = (Threshold 2 + Threshold 1)− 1, (9.1)
where Threshold 1 is the maximal threshold in DAC-counts, at which the discriminator is
still inactive (IRC=0 and Input Status=0) and Threshold 2 is the minimal threshold, where
the discriminator is constantly active (IRC=0 and IS=1). Clearly a smaller Basewidth stands
for higher precision of the discriminator and less noise on its two input lines.
Instead of the Basewidth the Half Basewidth (HBW) is the key observable of the tests,
since its absolute value is more closely related to the FWHM of the distribution:
HBW =
1
2
Basewidth (9.2)
For a triangular distribution it holds HBW = FWHM, independent of the maximum SR
(→ fig. 9.5). Experience shows, that all ’Threshold Scan’-distributions are convex. Hence
a triangular distribution with the same base and the maximal Switching Rate as tip covers
the area of the ’Threshold Scan’-distribution completely. For any convex distribution it holds
HBW ≥ FWHM. Therefore the HBW is a conservative measure of the width of the actual
distribution as expressed by its FWHM.
The Basewidth is discrete, since the threshold is varied in discrete steps. It can therefore
vary by one DAC-count, even if the noise distributions on signal and threshold lines vary by
fractions of mV. Hence in the following an uncertainty on the HBW of half a DAC-count is
assumed.
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(b) Discriminator 2
(c) Maximal Switching Rate vs. channel index. Channels 36-39 are not
included, but this doesn’t change the conclusion.
Figure 9.4: Cases (a) and (b) are identical except for a different offset between signal (dashed line)
and threshold line (continuous line). (The sketch of noise as in fig. 9.2 is omitted). As a consequence
the maximum Switching Rate of discriminator 1 is significantly bigger, even though the noise-spectra
on the input lines are the same.
(c) This histogram of the maximum Switching Rate indicates the high variation from channel to
channel as it has been measured during tests.
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Figure 9.5: A triangular distribution as approximation of the ’Threshold Scan’-distribution. The
variable Basewidth and the key observable Half Basewidth (HBW)
9.2.3 All Channels
In figure 9.6 the HBW of all channels is shown for a basic Threshold Scan as described above.
For all channels it is found to be equal or below 1.5 DAC-counts, which corresponds to 1.5
mV at the discriminator input. Since the signal at the input of the Trigger Board is amplified
by a factor of 1.7 after the Signal-Op-Amp, the HBW is better than 1 mV relative to the TB
input. For a few channels, the HBW is 0, which means that the SR has been 0 for every
threshold between 2020 and 2060. It has been verified, that these channels are not dead and
that the zeroline is not outside the scanned threshold-range. Then it can be concluded that
the width of the noise-distributions on the two input lines of the discriminators is below half
a DAC-count.
9.3 Crosstalk from Analog Channel to Analog Channel
9.3.1 Test Procedure
For a complete test series on crosstalk from analog channel to analog channel, a sequence of
18 tests is done, in which each analog channel is pulsed with rectangular pulses once. In each
single test a rectangular pulse is fed into one of 18 analog input channels and the surrounding
discriminators are scanned around their baseline. The rectangular pulse has the following
characteristics: An amplitude of -800 mV (NIM pulse), a length of 100 ns and a rate of 10
kHz, thus there are on average 100 pulses on the analog signal between two TrAck-signals,
given that the TrAck-input of the Trigger Board is pulsed at a rate of 100 Hz.
The only difference to the Basic Test, described at the beginning of the chapter is the NIM
pulse as analog input. In particular this measurement is done with few VME operations
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Figure 9.6: The results of a threshold scan expressed in the key observable HBW is plotted versus
the channel index. All channels exhibit similar behavior.
(→ sec. 9.4). The thresholds of all channels, that are not scanned, are set to 0x0 DAC-counts
and are therefore idle. This is especially true for the pulsed channels.
9.3.2 General Considerations
The source of crosstalk is the analog signal line, in which the NIM pulse is injected (→ fig. 9.7).
The electro-magnetic field emitted by this line is picked up by the surrounding signal and
threshold lines. It can be shown with Faraday’s and Ampere’s law, that the crosstalk pulse
is proportional to the change of current dIdt respectively the change of voltage
dU
dt of the
source pulse (inductive or capacitive crosstalk). Then the threshold line is never source of
crosstalk, since the voltage provided by the DAC-chip is constant. In case of a NIM signal as
source pulse, the crosstalk pulse is (very) short and correlated with the rising or falling edge
of the NIM pulse, not with the amplitude itself (→ fig. 9.8). The shape of the crosstalk pulse
is unknown, but in general it will be bipolar.
Crosstalk manifests itself in an increase of HBW in the neighboring channels, since the
crosstalk pulse causes the discriminator to switch. Since the source is localized, the intensity
of the emitted radiation decreases with the distance between the emitting line and the pick-up
lines, thus only the close neighbors of the pulsed channel see crosstalk, if at all (→ fig. 9.9).
9.3.3 Results
With these general remarks on crosstalk at hand, the test results are described below. In
the figures 9.10 to 9.15 each analog channel has been source of crosstalk once. The following
results can be gleaned from the crosstalk measurements:
• For many pulsed channels no crosstalk is seen on the neighboring channels and not even
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Figure 9.7: Here the schematics of the first Inner PCB-layer, that carries the signal and threshold
lines of the various channels, is shown twice (see also 7.13 on page 77). On the left the schematics is
shown completely without description and on the right only one or a few representatives of the chips
are drawn, in order not to overcrowd the figure. Each signal line is marked by a number between 1 and
18. The threshold lines originate at the 5 DAC-chips and go to the discriminator via the DAC-OpAmp.
The lines from the DAC-OpAmp to the discriminator are not shown, since they are in a different inner
layer of the PCB. Parts of the signal lines to the sum-channels are not shown either for the same
reason. The signal line is connected to two inputs X and Y right underneath the discriminator chip.
The dashed boxes mark signal lines, which get very close compared to the other channels.
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Figure 9.8: Crosstalk pulses from a rectangular pulse (either in current I or voltage U) are caused
by changes of current dIdt or voltage
dU
dt and therefore short in time. The shape of the crosstalk pulse
is unknown, but in general it will be bipolar.
Figure 9.9: A sketch of test results with realistic but fake crosstalk data. The gray bar marks the
analog channel n, that is pulsed, respectively the two digital channels. n is a number between 1 and
18.
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Figure 9.10: Crosstalk measurements with analog channels 1 to 3 being pulsed (subfigures from left
to right). The horizontal line marks the maximal HBW for a Basic Threshold Scan (→ fig. 9.6)
Figure 9.11: Crosstalk measurements with analog channels 4 to 6 being pulsed (subfigures from left
to right).
115
9.3. Crosstalk Chapter 9. Tests of the Analog Part
Figure 9.12: Crosstalk measurements with analog channels 7 to 9 being pulsed (subfigures from left
to right).
Figure 9.13: Crosstalk measurements with analog channels 10 to 12 being pulsed (subfigures from
left to right).
116
Chapter 9. Tests of the Analog Part 9.3. Crosstalk
Figure 9.14: Crosstalk measurements with analog channels 13 to 15 being pulsed (subfigures from
left to right).
Figure 9.15: Crosstalk measurements with analog channels 16 to 18 being pulsed (subfigures from
left to right).
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the 1.5 DAC-counts HBW are seen, which can be expected from a Basic Threshold
Scan. The measurements have been done on a version on the Trigger Board, which
had a slightly different configuration of passive components (capacitors, resistors), than
the version used for the other measurements. In this configuration noise with small
amplitude are filtered. It has been verified with a few channels, that the different
configurations are equivalent as far as crosstalk is concerned.
• As can be seen in fig. 9.7 two digital channels have one common signal line, which splits
up just underneath the discriminator chip, and there are two independent threshold
lines, which are close. Thereby two digital channels X and Y of one analog channel see
similar crosstalk. (The only exception being analog channel 1, where analog channel 2
is being pulsed.)
• If there is crosstalk caused by one channel, it is only seen in the close neighborhood either
on the left or the right of the pulsed channel, never on both. This can be correlated to
the signal lines having different distances to its right and left neighbor (→ fig. 9.7).
• Only the direct neighboring analog channels (channels n ± 1) see crosstalk, if at all. In
two cases out of 18, the second neighbors’ HBWs were increased by one DAC-count.
The second neighbors are the channels n ± 2.
• The effect of crosstalk is not symmetric. If analog channel n is pulsed, the crosstalk
seen on channel n + 1 is in general different than the crosstalk seen on channel n, if
channel n + 1 is pulsed.
• Crosstalk is maximal for analog channels 2, 3, 4 and 6 being pulsed. For these channels
it is 8 DAC-counts at most. This is correlated with a minimal distance between their
signal lines.
The signal lines are not equidistant. Due to that a difference in crosstalk can be expected
between the left and right neighbor of the pulsed channel.
Discussion
In the HBW the performance of a multi-component system is summarized. The components
are the signal line and threshold lines, op-amps, capacitors, resistors and the multiple layers
of the PCB, all of which can have an influence on the HBW. The board has been designed
to have 18 identical channels, therefore the similarities from channel to channel as they have
been found with the Basic Test are not surprising. However neither is it surprising, that small
variations in parts of this multi-component system can build up to non-negligible differences
in the HBW and that it is difficult to explain the origin of these differences in detail. One
obvious and important variation from channel to channel, that can be seen by eye in figure
9.7, are the paths, that the signal lines take from their connector to their discriminator and
the corresponding threshold lines.
In the light of these similarities and differences the test results listed above shall be discussed.
The contributions of the various op-amps to the crosstalk cannot be separated from the
contribution of the signal and threshold lines. They could be a good antenna for crosstalk,
both for receiving and emitting noise. But this effect is not likely to dominate the crosstalk,
since then all channels should show a noticeably increased HBW.
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It has been observed above, that only the direct neighbors of the pulsed analog channel pick-
up crosstalk. If one agrees, that the impact of the op-amps is marginal, then the signal and
threshold line are likely candidates to pick up crosstalk. This is supported by the fact, that
channels, which get close to one of their neighbors, also have a big HBW, as is the case for
the analog channels 1 to 6 (→ fig. 9.7).
However the distance-argument of the signal lines can only be part of the explanation, since
the threshold-lines are not taken into account and it fails to explain, why crosstalk is not sym-
metric, which is particularly striking for analog channels 5 and 6 being pulsed. Nevertheless
it is concluded, that the distance of the source signal-line and the threshold- and signal-lines,
that pick-up the noise, plays an important role.
9.3.4 Test Variants
Apart from the crosstalk test described above, variations of these tests have been done to
focus on certain aspects of the Analog Part.
Discriminator Switching
The crosstalk test from above is repeated now with one discriminator of the pulsed channel
switching. For this reason the discriminator’s threshold is set to a voltage level of approx-
imately -200 mV. With an earlier configuration of the second prototype an increase of the
HBW by one DAC-count could be observed for a few channels and attributed to the discrimi-
nator’s change of state. However the impact of the switching could be eliminated with a later
configuration.
Crosstalk From Several Channels
In the real experiment the input signals of the Inner Detector Trigger Board are “common
mode“, which means, if one input channel receives a strong signal, the other channels will
most likely also see a big signal, since all groups of PMTs observe the same detector volume.
Therefore it is reasonable to test the crosstalk from several channels. A natural extension
of the classic crosstalk test just presented above would be to inject NIM pulses on channels
n ± 1 (and channels n ± 2) while measuring the HBW of channel n with a Threshold Scan.
If this test is done, channel n sees noise from all neighboring channels weighted by their
distance. So a further increase of the HBW can be expected compared to the ”normal“
crosstalk test.
This test would be useful indeed with realistic input signals to the TB provided by the
experiment’s Frontend Electronic. It hasn’t been done with rectangular pulses, since the
test results would not provide further insight on the Trigger System’s behavior in the real
experiment as far as crosstalk is concerned.
Digital Crosstalk
From the outputs of the discriminators onwards the signals are digital. Digital crosstalk after
the discriminator or inside the FPGA must not occur. In particular the efficiency curve of a
discriminator should not drop below 100% once it has reached the 100%-level. In a Threshold
Scan distribution there is a threshold where the SR is unequal zero, while its neighboring
channels have a zero Switching Rate (→ fig. 9.16).
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Figure 9.16: Here the first prototype has undergone the same Threshold Scan as the second proto-
type. The HBW was worse and so the impact of VME operations was bigger.
Thresholds, where this happened have been observed in the early phase of testing. But instead
of blaming the discriminator, they could be statistically correlated with the occurrence of VME
bus errors during the readout. With the readout algorithms maturing, no outliers have been
observed anymore. While digital crosstalk or a misbehavior of discriminators cannot be ruled
out completely with these tests, it is concluded that the discriminators work properly. This
experience illustrates, that a readout error could corrupt data even though the electronics
works properly and therefore VMEbus errors have to be monitored carefully during data-
taking of the experiment: errors are data as well.
9.3.5 Interpretation
Crosstalk Signal
It has been said above, that the crosstalk pulse’s amplitude is related to the change of current
dI
dt or voltage
dU
dt of the source pulse. Thus for an idealized NIM pulse with finite rise time
as source, there are two short crosstalk pulses at the falling and the rising edge of the signal
(→ fig. 9.8) and it is most likely bipolar. Compared to other signals, a rectangular pulse has
the maximal dIdt or
dU
dt . In reality the input signals to the Trigger Board will be more benign
[76]. Hence the test of crosstalk with rectangular pulses is harsher than with signals of the
Frontend Electronics, thereby providing an upper limit on the amount of crosstalk during
data-taking.
False Discriminator Switching
The line that picks up crosstalk carries then both signal and crosstalk. It is discussed whether
or not the crosstalk can lead to false discriminator switching. Two cases can be distinguished.
First, under which conditions does a discriminator go above threshold due to crosstalk, that
would not otherwise (”false positive”). Second, under which conditions does a discriminator
go or stay below threshold, even though it would have stayed or gone above threshold in the
absence of crosstalk (“false negative”).
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(a) ”False negative” discriminator switching will not occur with a saw-tooth pulse, if the
crosstalk pulse is bipolar
t
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(b) ”False negative“ discriminator switching is impossible with a rectangular pulse, since
the crosstalk pulse is too short.
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(c) ”False positive“ discriminator switching might happen, if the crosstalk pulse arrives
in the ”Danger Zone”.
Figure 9.17: For rectangular pulses as well as for saw-tooth pulses a ”false negative” discriminator-
switching won’t happen, since the crosstalk pulse is short and bipolar. The probability of a “false
positive” discriminator-switching due to crosstalk is very unlikely, since the Danger Zone of a saw-
tooth pulse is very small.
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This question is (strongly) related to the actual shape of the signal. The two cases “false
positive“ and ”false negative“ are illustrated with a saw-tooth wave and a rectangular pulse
(→ fig. 9.17). The ”false negative“ case is potentially more dangerous, since it could lead to a
undetected loss of triggers, however it is argued below, that there will be no ”false negative“
triggers due to crosstalk, because of the nature of the crosstalk pulse.
The exact shape of the crosstalk pulse is unknown, since it is too small and inaccessible to
be depictable on the oscilloscope. However it is reasonable to assume that it is a bipolar
pulse and if it is bipolar, the ”false negative“ case is impossible, as can be seen in fig. 9.17
(a) and (b). But even if it was unipolar, it would have to coincide exactly with the tip of the
saw-tooth pulse, and would then have to lower it below the threshold, which is very unlikely.
If the shape of the Trigger Board input signals resembles more rectangular pulses with slower
edges, then a ”false negative“ discriminator switch can’t occur, since the crosstalk pulse is
too short in time (→ subfigure (b)). Overall it is concluded, that the ”false negative” case
won’t occur.
For the “false positive” case to occur, the following conditions have to be fulfilled. The
maximal amplitude of the analog signal has to be below the threshold, but within a few mV.
A disturbance due to crosstalk has to happen close to the maximum of the pulse (“Danger
Zone“ in → fig. 9.17 (a)), hence timing is also relevant. Since the input signals to the Trigger
Board are common mode, the crosstalk pulse is correlated in time with the signal. And if
the rise-time of the signals is then sufficiently slow, crosstalk-pulses will never cause a ”false
positive“ discriminator switching, since they arrive before the ”Danger Zone”. (And then
also the source signal will have a small dIdt and
dU
dt .) Theoretically it is conceivable, that the
rise-time is just right, so that every crosstalk-pulse will cause a ”false positive“ trigger for a
signal close to the threshold. But the more likely case to be realized is the one just mentioned
before.
Sum-Channels
The signal lines of digital channels SUA and SUB are far apart from analog channel 18, further
than the distance of any two other analog channels. It is therefore suggesting to expect no
crosstalk from analog channel 18 into the sum-channels. It is noted, that this cannot be
tested in the classic way, since the channels SUA and SUB (→ fig. 7.3 on page 59) cannot be
scanned around their baseline, if a pulse is injected in channel 18, since the pulse contributes
automatically also to the analog sum signal.
“False positive“ discriminator switches will lead to additional triggers at the Low-Threshold,
close to the other threshold it only leads to a wrong trigger categorization, but not to addi-
tional triggers (→ sec. 4.6.2), in other words, the overall trigger rate would not change.
For signals close to the Low-Threshold, which is approximately -30 mV at the discriminator
input (→ table 7.3), a crosstalk of 8 DAC-counts (8 mV at the discriminator input) would be
indeed significant. However the laboratory tests have been made with rectangular pulses and
an amplitude of -800 mV. If the pulse is attenuated by a linear amplifier to -80 mV, the dIdt
and dUdt decrease by a factor of 10 as well and the HBWs exhibit no crosstalk. If the input
signals close to the Low Threshold have a similar dIdt and
dU
dt as the attenuated rectangular
pulses, then crosstalk will be negligible.
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Crosstalk-Conclusion
Overall it is concluded, that the crosstalk on the Trigger Board will not lead to the loss
of triggers, regardless of the shape of the TB input signals, and only assuming a bipolar
crosstalk pulse. For ”false positive“ triggers the amplitude of crosstalk and its timing is
relevant. It will not increase the Trigger Rate significantly, since the relative rate of events
with an absolute value of the amplitude in the range (Low-Threshold−∆, Low-Threshold)
is low. It is believed, that the crosstalk tests have been done with test signals, that induce
bigger crosstalk than will actually be the case in the experiment. Hence it is concluded that
crosstalk is at an acceptable level and will not curtail the performance of the Trigger System.
9.4 VME Operations
9.4.1 Test Procedure
This test is very similar to the Basic Test outlined in sec. 9.2.1, the major difference being,
that this time as many VME operations as possible are performed, while the Switching Rate
is measured for a given threshold. The VME operations are thereby initiated by the test
program, that is running on the VME crate controller. No cable is connected to any analog
input of the TB as has been the case for the crosstalk measurements of sec. 9.3.1.
A VME operation consists of a sequence of handshaking signals between VME master and
VME slave in which various data-, address- and control-lines are set and released (→ sec. 4.1).
Thus there are many changes of state for one VME operation and each change of state of
one line is accompanied by a change of current dIdt and voltage
dU
dt , thereby causing crosstalk
inside the Analog Part. However there are two major differences to the crosstalk discussed
in the previous section. First the VME operations are complete asynchronous with respect
to the analog signals to be discriminated. Second the crosstalk’s place of origin is not as well
defined as in case of the crosstalk from one analog line. This will also become obvious from
the data.
In a “normal“ data-taking run, there will be VME operations while the analog signals are
discriminated, and in particular the boards will continue to trigger, while the FIFO is readout.
The VME operations might induce crosstalk, hence the scenario, which is tested here is
realistic and the HBW with many VME operations expresses the precision of the discriminator
for the experiment, while the HBW for few VME operations is rather a laboratory reference.
9.4.2 Results
In figure 9.18(a) a threshold scan with many and few VME operations of one channel is shown,
exemplarily for all others. In this setup between 10 000 and 12 000 VME operations are done
in about 160 ms, which corresponds to an effective access rate of about 60 to 75 kHz. For
a Threshold Scan with many and few VME operations the position of the zeroline stays the
same, in the example shown in fig. 9.18(a) at 2040 DAC-counts. The internal noise dominates
the VME operations in this bin, and to better fit the range, the bin 2040 has been scaled by a
factor 15 for both histograms. The VME operations broaden the distribution to the left until
bin 2036. The right side is filtered away (→ fig. 9.3). It has been said above that one VME
operation consists in general of several dIdt and
dU
dt . It is therefore somewhat surprising, that
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(a) one channel
(b) all channels
Figure 9.18: (a) The key observable HBW is plotted versus the channel index for a threshold scan
with many VME operations. (b) As in fig. 9.6 all channels are equally affected, which suggests a
mildly or non-localized source of crosstalk, such as a plane in the PCB.
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the average number of VME operations is only exceeded slightly by the Switching Rate in
bins 2038 and 2040 and not at all in bins 2039 and 2037.
Figure 9.18(b) shows the HBW per channel, during a test run with many VME accesses. The
behavior of all channels during VME operations is very similar. So the HBW is 2.5 DAC-
counts for a few channels and otherwise less. The 2.5 DAC-counts correspond to 2.5 mV at
the discriminator input and to 1.5 mV relative to the signal at the connector of the Trigger
Board, due to the amplification factor of 1.7 (→ sec. 7.3.3). The important sum-channels
(channel-index 36-39) have only an HBW of 1 count even for VME operations. The HBW is
worse by one count at maximum compared to a basic test with no VME accesses.
It has been tested with different runs combining many VME operations and crosstalk, that
the two can be studied independently, since there is no mutual amplification or influencing.
9.4.3 Interpretation
The most likely sources of crosstalk from VME noise are the power planes in the PCB or more
precisely the digital parts of the power planes, which are decoupled from the analog equivalent
through a big inductivity. Figure 7.17 on page 82 indicates, that the digital power planes
do not extend underneath the Analog Part, they end close to the discriminators. Hence the
signal and threshold lines pick up noise from an extended source rather than a localized one.
This is consistent with the data in figure 9.18(b) as all channels show a comparable HBW.
On the first prototype the digital planes did extend also underneath the Analog Part and the
impact of VME operations was notable (→ fig. 9.19).
Figure 9.19: Here the first prototype has undergone the same Threshold Scan as the second proto-
type. The HBW was worse and so the impact of VME operations was bigger.
9.4.4 Test Variants
The positive test results with the second prototype are the result of a sequence of tests and
different versions of the Trigger Board, where the impact of VME operations was very notice-
able. An overview of these tests shall be given here, since they helped to better understand
these effects and they had an influence on the design of the second prototype in which this
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effect could be ameliorated to an acceptable level. All of these tests have been done with the
first prototype, where the sensitivity towards VME operations was bigger.
• The Trigger Boards have been tested with the MVME3100 Crate Controller, that will
also be used in the experiment and with a VM-USB bridge, which allows to access the
VME bus through a ”normal” desktop PC and the USB-Bus (→ sec. B.1.2 on page 144,
[77]). The HBW has been systematically bigger, when the VME accesses were done
with the MVME3100. This is interpreted as follows: The drivers on the MVME3100
have steeper rising edges, meaning the dIdt or
dU
dt is bigger and thereby also the amount
of noise in the PCB planes, which then manifests itself in a bigger HBW.
• The test with many VME operations has been done, while the Trigger Board was
mounted on a VME Extender (→ sec. B.1.1 on page 143), and the HBW became smaller.
• The HBW has been independent of the VME register that has been accessed on the
Trigger Board. This is not surprising since all (except for a few) VME registers are
implemented in the FPGA. The others are sitting inside the PLD (→ sec. 7.2.2 on
page 74).
• With the first prototype VME read- and write-operations have had slightly, but system-
atically different HBWs. This is correlated with the data-lines on the VME bus being
driven by the VME slave (the Trigger Board) in case of a read-operation and by the
VME master in case of a write-operation.
• For another test, there are two Trigger Boards in the VME crate. First a Threshold Scan
is done, while on the second board a VME register is accessed. It has been a somewhat
surprising result, that VME accesses to the neighboring board have a nearly as strong
effect on the HBW as VME accesses on the board under study. Thus regardless of the
actual location of the VME register, the VME operation becomes visible as noise on
any board via the VME backplane. It can be concluded, that all VME operations in
the whole VME crate are a source of noise to the Analog Part of a Trigger Board and
not only the VME accesses to the board under investigation.
9.5 Zeroline
It has been mentioned above, that the Zeroline (or Baseline) is the weighted average of the
thresholds, while the Switching Rate is the weight. In figure 9.20 the Zeroline per channel is
shown. Nominal zero is at 2048 DAC-counts, which is marked by the black line in the figure.
Offsets are not negligible and vary from channel to channel.
A Basic Threshold Scan allows to determine the Zeroline more precisely than a scan with
many VME operations, since the VME operations broaden the distribution not symmetrically
around the Zeroline due to the filtering by the ISS circuit (→ fig. 9.3). The position stability
of the Zeroline has not been the main focus of the testing, which rather was the HBW. This
study has been hampered by the fact, that the Zerolines can change, if the configuration
of resistors and capacitors is changed. For a given configuration the Zerolines have been
stable. However this has not been checked systematically for all channels. The position of the
Zerolines, and the HBW of the discriminators will be checked regularly during the experiment.
One run with few VME operations will allow to determine the Zerolines. One run with many
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Figure 9.20: The Zeroline for each channel is shown. Nominal zero is at 2048 DAC-counts, which is
marked by the black line in the figure. Offsets are not negligible and vary from channel to channel.
VME operations is then used to qualify the discriminators’ precision. Both runs will only
take a few minutes.
9.6 Two Dimensional Threshold Scans
9.6.1 Test Procedure
The test procedure is the same as in the basic test (→ sec. 9.2.1): There are only few VME
operations, no signal is connected to any analog channel, the TrAck is pulsed at 100 Hz, and
the data is read out via VME, while the measurement is interrupted. But instead of one, the
two channels X and Y on one discriminator are scanned together. Both channels are varied
between 2025 and 2055 DAC-counts, such that channel X is set to a certain DAC-value, and
channel Y is scanned from 2025 to 2055. Then channel X is incremented by one, and channel
Y is again scanned from 2025 to 2055 DAC-counts, and so forth. Thus the plane is scanned
from left to right. It has been verified with a few channels, that a scan from bottom to top
does not yield different test results.
9.6.2 Test Results
Figure 9.21 shows the results of the two dimensional threshold scan described above. The
Switching Rate (SR) is encoded in the size of the boxes. On the x-axis the threshold of channel
X, on the y-axis the threshold of channel Y is given in DAC-counts. The plane is divided
in four areas by the horizontal and vertical bars. In the bottom left both discriminators are
inactive (00), in the bottom right the Y-discriminator is still inactive, while channel X is
active (10), in the top left channel X is inactive and channel Y is active (01) in the top left
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Figure 9.21: The results of a two dimensional threshold scan for one discriminator are shown
(→ fig. B.3). The Switching Rate of channel X plus the Switching Rate of channel Y is encoded
in the size of the boxes. On the x-axis the threshold of channel X, on the y-axis the threshold of
channel Y is given in DAC-counts. The region is divided in four areas, in the bottom left both dis-
criminators are inactive (00), in the bottom right the Y-discriminator is still inactive, while channel
X is active (10), in the top left channel X is inactive and channel Y is active (01) and in the top left
both channels are active (11). The binning is one DAC-count.
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both channels are active (11).
Mutual influencing of the two channels could either manifest itself by an increase of one bar’s
width for certain thresholds of the other channel, or by a deviation of the bars from the
horizontal or vertical. The former is not observed in the data, but deviations are present, as
can be seen in figure 9.22.
It can be gleaned from figure 9.22, that channel X, which is the vertical bar in each plot,
is unaffected by the other channel. It varies at most by one DAC-count. On the other
hand channel Y is distorted. Two different kinds of distortions can be distinguished. For
discriminators 4, 7, 9, and 17 the horizontal line varies from left to right by 2 or 3 DAC-
counts, while the HBW of channel X and Y are of the same size. An error of 1 DAC-counts,
corresponding to 1 mV at the input of the discriminator, has been assumed for the Threshold
Scans above, and so a drift of more than 1 count is at least noticeable. Even more so since
the vertical bars vary by at most 1 DAC-count. This drift is not correlated with the Zeroline
of channel X. It could be checked, whether or not the Zerolines of Y-channels have a bigger
spread than X-channels. For discriminators 6, 11, 12, 16 there is a more pronounced step of
the horizontal bar, which is correlated with channel X being close to its Zeroline.
It is noted, that the Zerolines in figure 9.22 do not match the Zerolines in figure 9.20. This
is attributed to different configuration, i.e. a different set of passive components, such as
resistors and capacitors.
Detailed View
In figure 9.23 all four subfigures show basically the same data from a 2D threshold scan of one
discriminator. The bottom left figure shows the sum of SR X and SR Y as in figure 9.21, the
bottom right figure displays the same data as LEGO-plot. The left (right) top figure shows
only the Switching Rate of channel X (channel Y). This way it can be clearly seen, whether
channel Y (horizontal bar) or channel X is distorted.
Discriminator 3 (→ fig. 9.23) shows one of the best results, since its two channels are indepen-
dent. Discriminator 11 (→ fig. 9.24) represents the majority of channels, for which channel
Y is only mildly distorted by a few DAC-counts, but the distortion seems also to be corre-
lated with the vertical bar. Discriminator 16 exhibits a big step, which amounts to about 10
DAC-counts. The figures of all scanned discriminators can be found in the appendix B.3 on
page 145.
Summary of Test Results
The Baseline of channel X is unaffected by channel Y, but not vice versa. This asymmetry
between channels X and Y is mysterious. It is an open question whether or not this asymmetry
is internal to the discriminator. To test this 2D scans should be repeated with channel X of
one discriminator and channel X or Y of another discriminator. The threshold scans could
also be repeated with many VME operations, as in 9.4. It has moreover been proposed [53],
to repeat the test, with channel X and Y having been swapped inside the FPGA. If this effect
of baseline drifts is truly hardware-related, the plot should be the same, except for being
rotated by 90 degrees. The range of the scans should be extended, to make sure that the
baseline drifts are actually limited. No obvious correlation with other observables, e.g. the
maximum switching rate or the HBW of crosstalk measurements, has been found.
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Figure 9.22: From left to right, top to bottom 2D threshold scans of discriminators 1 to 18 are
shown. Each small plot is like figure 9.21. The two sum-discriminators (discriminators 19 and 20) are
not included here. For discriminators 2, 5 and 13 the offset of channel Y is so big, that the zeroline
is not properly included in the scanned region. The offsets have to be taken into account in future
scans.
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Figure 9.23: All four subfigures show basically the same data from a 2D threshold scan of discrimi-
nator 3. The bottom left figure shows the sum of SR X and SR Y as in figure 9.21, the bottom right
figure displays the same data as LEGO-plot. The left (right) top figure shows only the Switching Rate
of channel X (channel Y). Discriminator 3 shows one of the best results, since its two channels are
independent.
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Figure 9.24: Discriminator 11 represents the majority of channels, for which channel Y is only mildly
distorted by a few DAC-counts.
In the Experiment
In case of the Inner Detector logic, there is only one multiplicity and so only the X-channels
are in use (→ sec. 6.1 on page 47). For the sum-channels the important Low Threshold at
0.5 MeV is also an X-channel. While a distortion of the Y-channels by a few DAC-counts is
not desirable, it would affect only the High and Very-High Threshold, for which the relative
size of the effect is small. Also in case of the Inner Veto only one of the two channels per
discriminator are currently in use for the logic (→ sec. 6.2) and one can stick to the stable
X-channels. These test results will have to be taken into account, and the indicated behavior
will have to be studied further, if the Y-channels are considered to be used in an critical
aspect of the trigger logic, e.g. in a future version of the trigger logic.
There is a difference between Threshold Scans around the channels’ Zerolines and the situation
in the Experiment, where thresholds are not at their Zeroline. In a scan around the Zeroline
of a channel the Switching Rate is in the range of MHz for a certain threshold. For real signals
the discriminator will in general switch only once, maybe a few times. If the Zeroline drift
of channel Y is related to the high frequency switching of channel X, then this is a problem
specific to this laboratory test, but it won’t occur in the Experiment.
Despite the fact, that the distortion of the Baseline of the Y-channels are not very well
understood, it is concluded, that the physics performance of the Level-1 Trigger in its current
form will not be curtailed.
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Figure 9.25: Discriminator 16 exhibits a strong distortion, which amounts to about 10 DAC-counts.
Hysteresis
All the Threshold Scans have been made without applying a hysteresis at the discriminators
(→ sec. 7.3.2 on page 76). In summer 2008, after the noise levels of the Analog Part have
been reduced to an acceptable level, the hysteresis has been enabled, which provides filtering
of noise with a small amplitudes and thereby makes the electronics even more robust.
As a consequence however, the discriminator’s Switching Rate is always zero during a thresh-
old scan, because the noise level is smaller than the difference between the two thresholds
that constitute the hysteresis. [53].
9.7 Summary
The Analog Part of the Trigger Board has been tested for crosstalk from one analog channel
to another. It has been found, that crosstalk will not lead to the undetected loss of triggers.
It could cause a few extra triggers, however the rate of these “false positive” triggers is small.
The amount of crosstalk from the FE input signals will be smaller, as the dIdt and
dU
dt can
be expected to be smaller. For the crosstalk from VME operations the HBW is equal or
less than 2.5 DAC-counts for all channels, which corresponds to 1.5 mV relative to the input
signal of the Trigger Board. To summarize, crosstalk and the influence of VME operations is
at an acceptable level on the second prototype of the Trigger Board. Therefore the second
prototype is being produced for the experiment and it will allow to meet the design goal of a
highly-efficient Level-1 Trigger.
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The firmware of the Trigger Board and Trigger Master Board is still being developed as
of December 2008. While there is good confidence from previous firmware versions of the
Trigger Board, the newly implemented aspects of the algorithms have to be tested. These
tests have to include the communication between Trigger Boards and Trigger Master Board,
in particular the correct timing of the Trigger Boards’ outputs at the input of the Trigger
Master Board. In a next step the Trigger System will be tested with the νDAQ.
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Summary
In the first part of this thesis the Level-1 Trigger and Timing System has been presented,
which is an important part of the detector DAQ. It provides the System Clock and it is planned
to provide a GPS-based absolute timestamp. The Level-1 Trigger System is a part of a two-
level Trigger System, the second level being a software algorithm, called the Data Reducer.
The Level-1 Trigger and Timing System itself consists of three Trigger Boards and a Trigger
Master Board. The Trigger Boards’ task is to discriminate the analog sum signals, arriving
from the Frontend Electronics and then apply Trigger Conditions. The Trigger Master Board
collects input from the various Trigger sources, as there are the Trigger Boards, but also
External Triggers. The TMB forms the Level-1 Trigger as the OR of the individual channels.
With each Trigger it distributes an Event Number and a 32-bit Triggerword, which is crucial
input to the Data Reducer, as it contains information on the type of event. Thus the Trigger
Master Board is the interface to the other components of the three DAQs (νDAQ, µDAQ and
Outer Veto).
Initial Trigger Conditions have been presented, which are based on energy in the Inner De-
tector. The Inner Veto’s main task is to protect against muons and their secondaries, for this
a muon classification is done already at the hardware trigger level.
The usage of FPGAs on the various boards gives the flexibility to change and adapt algorithms
and trigger conditions. The redundancy that has been introduced into the system by using
two Trigger Boards for the Inner Detector serves two purposes. First it allows to measure
the Trigger Efficiency by calculating the efficiency of one board from the trigger efficiency of
the second and comparing it to the measured trigger efficiency of the first. Second an error
in one board does not cause a loss of trigger, if the second board triggers properly. In order
to compare the two boards Trigger Data is stored in the DAQ-data-stream on every event.
The measurement of the mixing angle with Double Chooz is dominated by systematic errors.
In order to constrain the mixing angle sin2 2θ13 down to 0.03, the overall systematic errors
have to be controlled at the sub-percent level. The Level-1 Trigger and Timing System has
to provide a highly efficient trigger and it has been designed with this goal in mind.
The Analog Part of the Trigger Board is a device with high precision (11-bit effective resolu-
tion) and the robustness against noise, required by the experiment. The second prototype of
the Trigger Board is being produced for the experiment. With the hardware being thoroughly
tested, the components of the Level-1 Trigger and Timing System have to be tested together,
which will require further testing (→ see also the summary in section 9.7 on page 133).
Double Chooz has the potential to be the first to measure a finite value of θ13, for this to
happen, a value close to the current limit of sin2 2θ13 would be desirable, e.g. sin2 2θ13 = 0.08.
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Appendix A
Miscellaneous
A.1 Event Rates and Detector Parameters
In this section event rates and detector parameters are listed for the Near and Far Detector.
The Far Detector is the cavern of the Chooz-I experiment, therefore its distance from the
reactor core and its overburden are known since a long time. The Near Detector site will
be constructed anew and with time different sites have been considered. In the DC proposal
[18], calculations have been done with an average distance to the core of about 250 m and an
overburden of 80 m.w.e.. However the final site has an average distance of 400 m to the cores
and an overburden of 114 m.w.e.. Yet, some muon flux calculations have been done with 140
m.w.e. instead.
Table A.1: In this table neutrino-related parameters are given. “Distance” means the average
distance of the detectors from the two reactor cores. The actual distances are 1000 and 1100 m for
the Far Detector, the Near Detector has a distance of 360 m and 475 m to the two neutrino sources.
The values of the Near Detector are calculated from the values of the Far Detector by scaling with
the average distance from the cores squared. The numbers of the Far Detector are calculated from
equation 3.1 or cited from [18, table 3, page 13]. The neutrino-rate per day is calculated without
efficiency, while the integrated rate includes detector efficiency, dead time, and reactor off periods
averaged over a year.
Far Near
distance [m] 1050 400
neutrino-flux [m−2s−1] 1.3 × 1013 8.2 × 1014
neutrino-signal [d−1] 69 475
neutrino-signal [year−1] 15200 105 000
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Table A.2: The muon numbers for the Far Detectors are from [18, p. 134], while the values for the
Near Detector are taken from [78], however these are calculations respectively Monte Carlo simulations
marked as “preliminary” and involving an overburden of 140 m.w.e., while the actual overburden at
the Near site will be 114 m.w.e. The muon-rate at the Far Detector is not known, but it will be
smaller, than the rate in the Inner Veto. It is estimated to lie between 10 to 20 Hz.
Far Near
overburden [m.w.e.] 300 114
muon flux @ Detector [cm−2s−1] 6.3 × 10−5 5 × 10−4
muon average energy [GeV] 60.2 34
muon (inner veto) [Hz] 45.4 250
muon (gamma-catcher) [Hz] O(10) 80
Figure A.1: This figure shows the rates of accidental background and correlated background
for the Chooz-I experiment, the DC Far and DC Near Detector [18, table 12, page 33]. The systematics
correspond to the collaborations best estimate of the error associated with each particular background
(this can be used as a “background systematic error”). The values for the Near Detector have been
calculated for a previous site candidate, with an overburden of 80 m.w.e. and an approximate distance
to the cores of 250 m.
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A.2 Input Signal Synchronisation
The working of the circuit called “Input Signal Synchronisation” (→ sec. 7.4 on page 61)
can be summarized in the three following rules. With them one arrives at a “Sync Signal”
(signal (3) in fig. 7.4(a)) starting from a “Signal In” (signal (1)). These rules can e.g. be
cross-checked with figures 7.6 and 7.7 (or with a Trigger Board, suitable input signals and an
oscilloscope).
• The Sync Signal starts with the rising edge of the Sync Clock immediately following
the Signal In.
• The Sync Signal becomes inactive with the second rising edge of the Sync Clock following
the falling edge of the Signal In.
In table A.3 “Signal In”-signals of different length and the signal lengths of the corresponding
“Sync Signals” are listed.
Table A.3: Signal lengths of the input and output of the Input Signal Synchronisation are shown
here (“Signal In” and “Sync Signal”). In case of a “Signal In“ of 50 ns, the length of the Sync Signal
can either be 64 or 96 ns, depending on the phase with respect to the ”Sync Clock“.
Signal In [ns] Sync Signal [ns]
25 64
50 64 or 96
75 96 or 128
A.3 Technical Drawing of the Analog Part
A.3.1 One Analog Channel
A.3.2 One Sum Channel
A.4 Technical Drawing of the Far Detector
139
A.4. Technical Drawing of the Far Detector Appendix A. Miscellaneous
Figure A.2: Technical drawing of one analog channel. See figures 7.13 (on page 77) and 7.16 for
context. Caveat: The drawing describes the state of the analog channel of Jan. 2008. Within certain
boundaries it is possible to change. From [62].
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Figure A.3: Technical drawing of one (out of two) analog sum channel. Caveat: The drawing
describes the state of the analog sum channel of Jan. 2008. Within certain boundaries it is possible
to change. From [62].
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Figure A.4: Detailed drawing of the cylindrical detector. From the innermost region outwards, one
has: the Inner Target enclosed in a acrylic vessel (8 mm) filled with a Gd-doped liquid scintillator,
the γ-Catcher region enclosed in another acrylic vessel (12-15 mm) and filled with an undoped liquid
scintillator, the Buffer region filled with non scintillating oil enclosed in a stainless steel vessel (3 mm)
supporting also the phototubes (390), the Inner Veto enclosed in a steel wall (10 mm) and filled with
scintillating oil, and the steel shielding (150 mm). The top of the steel shielding as well as the Outer
Veto are not represented. Through the chimney calibration sources can be deployed into the Inner
Target and γ-Catcher, the Glovebox is not shown. From [18].
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B.1 VME modules
The following modules have also been used during the tests of the Trigger Board.
B.1.1 Extender
Figure B.1: A Trigger Board on the VME Extender. The HBW for a threshold scan with many
VME operations ameliorated compared to the same scan without extender.
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Figure B.2: The VM-USB Bridge has been used alternatively to the MVME3100 crate controller
[77].
B.1.2 VM-USB Bridge
B.2 Picture References
This appendix is related to chapter 9. While in the chapter only a representative selection of
channels have been shown, here the complete list of all channels is provided. Each test has a
unique run-index assigned at run-start, which is a 10-digit number, for example: 1213264870.
This index is provided for every figure in chapter 9. The run-index is the number of seconds,
since the first january 1970, as provided by the C-function time(NULL). Thus a threshold
scan with a higher index has been done later. By providing this number to the C-function
just mentioned, the exact day and hour can be found out, on which the run has taken place.
Hence the run-index can be used to find the raw-data files of the respective run.
A test-campaign could consist of several runs, which are collected in a common data-directory
As additional identifier this directory is provided
Threshold Scans
As of november 2008, the threshold scan data and the plots can be found in the following
directory /.automount/net_rw/net__data_icecube/DoubleChooz/TB/ in the cluster of the
III. Physikalisches Institut in Aachen. The paths of the directories (dir:) cited in the list
below are relative to this root directory.
Maximum Switching Rate: figure 9.4(c) on page 110, figure-name: maxSR.png, run-index:
1213957605, script: max_SwitchingRate.C, dir: Data_70_FF40_newCapacitors/find
Baseline/FF40/ROOT.
Few VME: figure 9.6 on page 112, figure-name: HBW_fewVME.png, run-index: 1213956932,
script: fewVME.C, dir: Data_70_FF40_newCapacitors/findBaseline/FF40/ROOT, note:
for the sum-channels data from a different run have been used: 1226859152 (2008,11,16)
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Many VME: figure 9.18 on page 124, figure-name: HBW_manyVME.png, run-index: 12139-
57605, script: manyVME.C, dir: Data_70_FF40_newCapacitors/findBaseline/FF40/
ROOT, note: for the sum-channels data from a different run have been used: 1225284866
Zeroline: figure 9.20 on page 127, figure-name: Zeroline.png, run-index: 1213957605,
script: Zeroline.C, dir: Data_70_FF40_newCapacitors/findBaseline/FF40/ROOT,
note: for the sum-channels data from a different run have been used: 1226859152
Crosstalk: figure 9.6 on page 112, figure-name: crosstalk_analog_chXX_XX.png, e.g. cross-
talk_analog_ch10_12.png, run-index: several runs, script: crosstalk_data_80.C, di-
rectory: Data_80_FF40_crosstalk_noHyst_additonal_mod/findBaseline/FF40/ROOT,
note: the 6 images are made by varying the variable “picture”
B.3 2D Threshold Scans
Pictures
Below the figures for all except the two sum-discriminators are shown. The latter are assumed
to behave similar to the 18 other discriminators. The figures are named 1215537864_discrXX,
with XX being the number of the discriminator, e.g. 01, 02, or 18. The run-index of this
2D-scan is 1225284866. The script, that has been used to generate the data, is named root_
2D.py and can be found in (...)/python/myexamples/. The data is in (...)/python/
myexamples/data/data_2D_3/.
For a general explanation of the plot see fig. 9.21 on page 128.
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(a) Discriminator 1
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(b) Discriminator 2
Figure B.3: Discriminator 1 shows one of the best results, there is no mutual influence of channel X
on channel Y and vice versa. The zeroline of channel Y on Discriminator 2 is close to 2055 DAC-counts,
which is the edge of the scanned region.
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(a) Discriminator 3
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(b) Discriminator 4
Figure B.4: Discriminator 3 shows one of the best results, there is no mutual influence of channel X
on channel Y and vice versa. The Y-channel of discriminator 4 drifts, there is no obvious correlation
with channel X.
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(a) Discriminator 5
threshold ch. X [DAC-counts]
2025 2030 2035 2040 2045 2050 2055
th
re
sh
ol
d 
ch
. Y
 [D
AC
-co
un
ts]
2025
2030
2035
2040
2045
2050
2055
SR X
threshold ch. X [DAC-counts]
2025 2030 2035 2040 2045 2050 2055
th
re
sh
ol
d 
ch
. Y
 [D
AC
-co
un
ts]
2025
2030
2035
2040
2045
2050
2055
SR Y
threshold ch. X [DAC-counts]
2025 2030 2035 2040 2045 2050 2055
th
re
sh
ol
d 
ch
. Y
 [D
AC
-co
un
ts]
2025
2030
2035
2040
2045
2050
2055
SR X + SR Y
ch. X
20252030
20352040
20452050
2055
ch. Y
2025
2030
2035
2040
2045
2050
2055
SR
 X
 +
 S
R 
Y 
[M
Hz
]
0
0.5
1
1.5
2
2.5
3
SR X + SR Y
(b) Discriminator 6
Figure B.5: The zeroline of channel Y on Discriminator 5 is close to 2055 DAC-counts, which is
the edge of the scanned region. The Y-channel of discriminator 6 has a step, which is correlated with
channel X. For a general explanation of the plot see fig. 9.21 on page 128.
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(a) Discriminator 7
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(b) Discriminator 8
Figure B.6: The Y-channel of discriminator 7 drifts, there is no obvious correlation with channel X.
Discriminator 8 shows one of the best results, there is no mutual influence of channel X on channel Y
and vice versa. For a general explanation of the plot see fig. 9.21 on page 128.
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(a) Discriminator 9
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(b) Discriminator 10
Figure B.7: The Y-channels of discriminators 9 and 10 drift. The drift is no obviously correlated
with channel X.
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(a) Discriminator 11
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(b) Discriminator 12
Figure B.8: The Y-channels of discriminators 11 and 12 show a step, which is correlated with their
X-channels. For a general explanation of the plot see fig. 9.21 on page 128.
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(a) Discriminator 13
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(b) Discriminator 14
Figure B.9: The zeroline of channel Y on Discriminator 13 is close to 2055 DAC-counts, which is
the edge of the scanned region. Discriminator 14 shows one of the best results, there is no mutual
influence of channel X on channel Y and vice versa.
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(a) Discriminator 15
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(b) Discriminator 16
Figure B.10: Discriminator 16 exhibits a strong distortion, which amounts to about 10 DAC-counts
and which is correlated with channel X switching state.
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(a) Discriminator 17
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(b) Discriminator 18
Figure B.11: The Y-channel of discriminator 17 varies by two counts, but the variation is not
correlated with channel X. Discriminator 18 shows one of the best results, there is no mutual influence
of channel X on channel Y and vice versa.
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2eSST: two edge source synchronous transfer - a transfer defined in the latest VME specifi-
cations [40, 39], that allows to transfer up to 320 Mbyte/sec.
6U, 9U: 1U is 1.75 inch. It is a measure of length, but also a board size: VME crates and
boards are available as 3U, 6U or 9U (→ sec. 4.1 on page 27 and [40]).
AC: alternating current
Analog Part: Pre-Discriminator section on the TB. A description is given in section 7.3 on
page 76. For tests and test results see chapter 9 on page 103.
APC: Laboratoire APC (Astroparticule et Cosmologie), Paris, Double Chooz Collaboration
Member, see [32] for a list of collaboration members
AS: Address Strobe - a control line of the VMEbus, indicating the validity and stability of
the address lines (→ sec. 4.1 on page 27 and [40])
ATU: Absolute Time Unit (→ sec. 5.2.2 on page 42)
Baseline: see entry “Zeroline” in this glossary
BERR: VME Bus Error - a control line of the VMEbus, indicating, that an error occurred
during a VME bus cycle (→ sec. 4.1 on page 27 and [40])
Central Region: Inner Target + Gamma Catcher. Caveat: The naming of volumes might
vary slightly within the collaboration (→ sec. 3.5 on page 14)
Crosstalk: (→ sec. 9.3 on page 111)
DAC: Digital-to-Analog-Converter (→ sec. 7.3.3 on page 79), for a translation of DAC-counts
to mV see table 7.1 on page 80
DAQ: Data AcQuisition (→ sec. 4.6 on page 32)
DC: direct current
Discriminator: (→ sec. 7.3.3 on page 80)
DS: Data Strobe - a control line of the VMEbus, indicating the validity and stability of the
data lines (→ sec. 4.1 on page 27 and [40])
DTACK: Data Acknowledge - a control line of the VMEbus, acknowledging data (→ sec. 4.1
on page 27 and [40])
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ECL: ECL stands for emitter-coupled logic, which is a digital logic family. Variants are e.g.
PECL for positive ECL or LVPECL for Low Voltage PECL [79, 25].
eSATA: external Serial ATA
FIFO: First-In-First-Out memory
FPGA: Field Programmable Gate Array (→ sec. 7.2.2 on page 73)
HV splitter: A component of the Double Chooz Readout Electronics, located between the
PMT and the Frontend-Electronics. In it the signal is decoupled from the high voltage
(→ sec. 4.3 on page 31).
Inner Detector: Buffer + Central Region (→ sec. 3.5 on page 14)
ISS: in this thesis: Input Signal Synchronization (→ sec. 7.1.1 on page 60)
LEMO: A push-pull connector
LVDS: Low-voltage Differential Signals [80]
MeV: Mega electron Volts - a unit of energy commonly used in high energy physics
MVME3100: see entry “VME crate controller” in this glossary
NIM: Nuclear Instrumentation Module - a NIM module fits into standardized crates which
supply the modules with standard power voltages. NIM modules are widely used in
high energy physics. The NIM standard also specifies three sets of logic levels. In fast-
negative logic, usually referred to as NIM logic, logic levels are define by current ranges
[81, 25].
P.E. or PE: abbreviation for photo electron. A photon hitting the photo cathode of a PMT
causes the photo cathode to release a photo electron with a certain probability.
PCB: Printed Circuit Board (→ sec. 7.3.5 on page 82)
PLD: Programmable Logic Device (→ sec. 7.2.2 on page 74)
PMT: Photo Multiplier Tube, a very sensitive photon detector and counter. It is copiously
used in water cerenkov (e.g. Super-Kamiokande) and liquid scintillator detectors (e.g.
KamLAND or Double Chooz).
PowerPC or PPC: see entry “VME crate controller” in this glossary
PXE: Phenylxylyl-ethane - an aromatic component of the liquid scintillator ([32, ])
Read Out Processor or ROP: see entry “VME crate controller” in this glossary
SMB: SubMiniature version B connector
Software Trigger: A VME register on the Trigger Board, which allows to inject short signals
in front of the ISS1 circuit (→ [62])
1Input Signal Synchronization
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Sync Clock: The Sync Clock is a clock signal on the Trigger Board, which is derived from
the System Clock and has a period of 32 ns (→ sec. 7.1.1 on page 60).
Sync Signal: or more precisely: Outer Veto Sync Signal, see section 8.4 on page 91.
System Clock: clock signal created by an oscillator on the Trigger Master Board or Absolute
Time Unit, which is distributed to the experiment (→ sec. 5.2.1 on page 42).
TB: throughout this thesis: Trigger Board (→ chapter 7 on page 57), in the collaboration
also: Technical Board
Threshold Scan a test run, which has been used to test the Analog Part of the Trigger
Board (→ chapter 9 on page 103)
TMB: Trigger Master Board (→ chapter 7 on page 57)
TrAck: Tr igger Acknowledge, a LEMO connector on the front panel of a Trigger Board
(→ sec. 7.2.3 on page 74)
Vertical Slice: If the DAQ is visualized as a flow-chart starting with PMTs at the top, HV
splitters in the next row, FE electronics in the following row and Waveform Digitizers at
the bottom, then ’Vertical Slice’ means, that at each level only a fraction of the overall
components, that will be used in the final experiment are tested. Only 1 or 2 out of about
60 WFD boards, only 1 or 2 out of about 60 Frontend Boards are tested, metaphorically
a vertical slice through the flow-chart is made. In its most complete form it consists
of a full DAQ chain: PMTs, HV splitter, FE electronics, WFDs, Trigger System. Such
tests have been done or are planned to be done at APC2 in Paris. Smaller Tests, as
they have been done for example in Aachen, tested Trigger Boards and Trigger Master
Boards together.
VHDL: VHSIC Hardware Description Language, VHSIC stands for Very-High-Speed Inte-
grated Circuits (→ sec. 7.2.2 on page 73)
VME crate controller: In the literature and within the collaboration different names are
used, which all refer to the same object, thereby stressing different aspects of the device:
• PowerPC (PPC): a reference to the device’s architecture.
• Readout Processor (ROP): a suggestive name, when working with Readout and
DAQ.
• VME crate controller or VME Master: refers to the device’s relationship to the
VMEbus and other VME modules
• Single Board Computer (SBC)
• MVME3100 or MVME6100: commercial name of the crate controller.
(→ fig. 4.1 on page 29 and section 4.6.1 on page 33)
VME or VMEbus: VersaModule Eurocard - see section 4.1 on page 27 and references
therein.
2Laboratoire APC (Astroparticule et Cosmologie), Paris, Double Chooz Collaboration Member, see [32]
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VME64x: VME64 Extensions, one VME standard [40, 39]
WFD: Waveform Digitizer - synonym for Flash ADC (→ sec. 4.6.3 on page 34)
Zeroline: The “Zeroline“ of a discriminator is the threshold, at which signal and threshold
line are at the same potential (→ sec. 7.3.3 on page 80). “Baseline” is used synonymously
for “Zeroline”.
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